DSPIC30F2020-30I/SP Microchip Technology Inc., DSPIC30F2020-30I/SP Datasheet - Page 219

no-image

DSPIC30F2020-30I/SP

Manufacturer Part Number
DSPIC30F2020-30I/SP
Description
DSP, 16-Bit, 12KB Flash, 512 RAM, 21 I/O, SDIP-28
Manufacturer
Microchip Technology Inc.
Type
DSPr
Datasheet

Specifications of DSPIC30F2020-30I/SP

A/d Inputs
8-Channels, 10-Bit
Comparators
4
Cpu Speed
30 MIPS
Eeprom Memory
0 Bytes
Input Output
21
Interface
I2C/SPI/UART
Ios
21
Memory Type
Flash
Number Of Bits
16
Package Type
28-pin SPDIP
Programmable Memory
12K Bytes
Ram Size
512 Bytes
Timers
3-16-bit, 1-32-bit
Voltage, Range
3-5.5
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device
TABLE 18-7:
18.11 In-Circuit Debugger
When MPLAB
in-circuit debugging functionality is enabled. This func-
tion allows simple debugging functions when used with
MPLAB IDE. When the device has this feature enabled,
some of the resources are not available for general
use. These resources include the first 80 bytes of data
RAM and two I/O pins.
One of four pairs of Debug I/O pins may be selected by
the user using configuration options in MPLAB IDE.
These pin pairs are named EMUD/EMUC, EMUD1/
EMUC1 and EMUD2/EMUC2.
In each case, the selected EMUD pin is the Emulation/
Debug Data line, and the EMUC pin is the Emulation/
Debug Clock line. These pins will interface to the
MPLAB ICD 2 module available from Microchip. The
selected pair of Debug I/O pins is used by
MPLAB ICD 2 to send commands and receive
responses, as well as to send and receive data. To use
the in-circuit debugging function of the device, the
design must implement ICSP connections to MCLR,
V
EMUDx/EMUCx pin pair.
© 2006 Microchip Technology Inc.
FWDTEN
WWDTEN
WDTPRE
WDTPOST<3:0>
FPWRT<2:0>
DD
, V
Bit Field
SS
, PGC, PGD and the selected
®
ICD 2 is selected as a debugger, the
FWDT AND FPOR BIT DESCRIPTIONS FOR dsPIC30F1010/202X
Register
FWDT
FWDT
FWDT
FWDT
FPOR
Watchdog Timer Enable bit
1 = Watchdog Timer always enabled. (LPRC oscillator cannot be dis-
0 = Watchdog Timer enabled/disabled by user software (LPRC can be
Watchdog Timer Window Enable bit
1 = Watchdog Timer in Non-Window mode
0 = Watchdog Timer in Window mode
Watchdog Timer Prescaler bit
1 = 1:128
0 = 1:32
Watchdog Timer Postscaler bits
1111 = 1:32, 768
1110 = 1:16, 384
.
.
.
0001 = 1:2
0000 = 1:1
Power-on Reset Timer Value Select bits
111 = PWRT = 128 ms
110 = PWRT = 64 ms
101 = PWRT = 32 ms
100 = PWRT = 16 ms
011 = PWRT = 8 ms
010 = PWRT = 4 ms
001 = PWRT = 2 ms
000 = PWRT = Disabled
abled. Clearing the SWDTEN bit in the RCON register will have no
effect.)
disabled by clearing the SWDTEN bit in the RCON register)
Preliminary
This gives rise to two possibilities:
1.
2.
dsPIC30F1010/202X
If EMUD/EMUC is selected as the debug I/O pin
pair, then only a 5-pin interface is required, as
the EMUD and EMUC pin functions are multi-
plexed with the PGD and PGC pin functions in
all dsPIC30F devices.
If
selected as the debug I/O pin pair, then a 7-pin
interface is required, as the EMUDx/EMUCx pin
functions (x = 1 or 2) are not multiplexed with the
PGD and PGC pin functions.
EMUD1/EMUC1
Description
or
EMUD2/EMUC2
DS70178C-page 217
is

Related parts for DSPIC30F2020-30I/SP