PIC24FJ256DA210-I/PT Microchip Technology Inc., PIC24FJ256DA210-I/PT Datasheet - Page 273

• Manufacturer Part Number: PIC24FJ256DA210-I/PT
• Description: 100 TQFP 12x12x1mm TRAY, 16-bit, 256KB Flash, 96K RAM, USB, Graphics
• Manufacturer: Microchip Technology Inc.

Specifications of PIC24FJ256DA210-I/PT

• A/d Inputs: 24 Channel, 10-Bit
• Comparators: 3
• Cpu Speed: 16 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 84
• Interface: I2C/SPI/UART
• Memory Capacity: 256 Kbytes
• Memory Type: Flash
• Number Of Bits: 16
• Number Of Leads: 100
• Number Of Pins: 100
• Package Type: 100-Pin TQFP
• Programmable Memory: 256K Bytes
• Ram Size: 96K Bytes
• Speed: 32 MHz
• Temperature Range: –40 to +85 °C
• Timers: 5-16-bit
• Voltage, Range: 2.2-3.6 V
• Voltage, Rating: 2.2-3.6 V
• Run Mode: 800 μA/MIPS, 3.3 V Typical
• Standby Current With 32 Khz Oscillator: 22 μA, 3.3 V Typical
• Lead Free Status / Rohs Status: RoHS Compliant part

19.0
The Enhanced Parallel Master Port (EPMP) module is
present in PIC24FJXXXDAX10 devices and not in
PIC24FJXXXDAX06 devices. The EPMP provides a
parallel 4-bit (Master mode only), 8-bit (Master and
Slave modes) or 16-bit (Master mode only) data bus
interface to communicate with off-chip modules, such
as memories, FIFOs, LCD controllers and other micro-
controllers. This module can serve as either the master
or the slave on the communication bus. For EPMP
Master modes, all external addresses are mapped into
the internal Extended Data Space (EDS). This is done
by allocating a region of the EDS for each chip select,
and then assigning each chip select to a particular
external resource, such as a memory or external con-
troller. This region should not be assigned to another
device resource, such as RAM or SFRs. To perform a
write or read on an external resource, the CPU should
simply perform a write or read within the address range
assigned for EPMP.
The EPMP has an alternative master feature. The
graphics controller module can control the EPMP
directly in Alternate Master mode to access an external
graphics buffer.
TABLE 19-1:
 2010 Microchip Technology Inc.
Note:
Note:
ENHANCED PARALLEL
MASTER PORT (EPMP)
RA14
RF12
RG6
RG7
RG8
RC4
RA3
RA4
Pin
This data sheet summarizes the features
of this group of PIC24F devices. It is not
intended to be a comprehensive reference
source. For more information, refer to the
“PIC24F
Section 42. “Enhanced Parallel Master
Port (EPMP)” (DS39730). The informa-
tion in this data sheet supersedes the
information in the FRM.
The EPMP module is not present in 64-pin
devices (PIC24FJXXXDAX06).
ALTERNATE EPMP PINS
Family
Reference
ALTPMP = 0
PMCS2
PMA22
PMA18
PMA20
PMA21
PMA5
PMA4
PMA3
Manual”,
PIC24FJ256DA210 FAMILY
Key features of the EPMP module are:
• Extended Data Space (EDS) interface allows
• Up to 23 Programmable Address Lines
• Up to 2 Chip Select Lines
• Up to 2 Acknowledgement Lines (one per chip
• 4-bit, 8-bit or 16-bit wide Data Bus
• Programmable Strobe Options (per chip select)
• Programmable Address/Data Multiplexing
• Programmable Address Wait States
• Programmable Data Wait States (per chip select)
• Programmable Polarity on Control Signals (per
• Legacy Parallel Slave Port Support
• Enhanced Parallel Slave Support
• Alternate Master feature
19.1
Many of the lower order EPMP address pins are shared
with ADC inputs. This is an untenable situation for
users that need both the ADC channels and the EPMP
bus. If the user does not need to use all the address
bits, then by clearing the ALTPMP (CW3<12>) Config-
uration bit, the lower order address bits can be mapped
to higher address pins, which frees the ADC channels.
Direct Access from the CPU
select)
- Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
chip select)
- Address Support
- 4-Byte Deep Auto-Incrementing Buffer
ALTPMP Setting
ALTPMP = 1
PMCS2
PMA22
PMA18
PMA20
PMA21
PMA5
PMA4
PMA3
DS39969B-page 273