PIC16F72-I/SO Microchip Technology Inc., PIC16F72-I/SO Datasheet - Page 35

no-image

PIC16F72-I/SO

Manufacturer Part Number
PIC16F72-I/SO
Description
28 PIN, 3.5 KB FLASH, 128 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F72-I/SO

A/d Inputs
5-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
22
Interface
I2C/SPI
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SOIC
Programmable Memory
3.5K Bytes
Ram Size
128 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F72-I/SO
Manufacturer:
MICROCHIP
Quantity:
3 290
Part Number:
PIC16F72-I/SO
Quantity:
5 510
Part Number:
PIC16F72-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
6.5
If control bit T1SYNC (T1CON<2>) is set, the external
clock input is not synchronized. The timer continues to
increment asynchronous to the internal phase clocks.
The timer will continue to run during SLEEP and can
generate an interrupt on overflow, that will wake-up the
processor. However, special precautions in software
are needed to read/write the timer (Section 6.5.1).
In Asynchronous Counter mode, Timer1 cannot be
used as a time base for capture or compare operations.
6.5.1
Reading TMR1H or TMR1L while the timer is running
from an external asynchronous clock will ensure a valid
read (taken care of in hardware). However, the user
should keep in mind that reading the 16-bit timer in two
8-bit values itself, poses certain problems, since the
timer may overflow between the reads.
For writes, it is recommended that the user simply stop
the timer and write the desired values. A write conten-
tion may occur by writing to the timer registers, while
the register is incrementing. This may produce an
unpredictable value in the timer register. Data in the
Timer1 register (TMR1) may become corrupted. Cor-
ruption occurs when the timer enable is turned off at the
same instant that a ripple carry occurs in the timer
module.
Reading the 16-bit value requires some care. Exam-
ples 12-2 and 12-3 in the PICmicro™ Mid-Range MCU
Family Reference Manual (DS33023) show how to
read and write Timer1 when it is running in
Asynchronous mode.
6.6
A crystal oscillator circuit is built between pins T1OSI
(input) and T1OSO (amplifier output). It is enabled by
setting control bit T1OSCEN (T1CON<3>). The oscilla-
tor is a low power oscillator rated up to 200 kHz. It will
continue to run during SLEEP. It is primarily intended
for a 32 kHz crystal. Table 6-1 shows the capacitor
selection for the Timer1 oscillator.
The Timer1 oscillator is identical to the LP oscillator.
The user must provide a software time delay to ensure
proper oscillator start-up.
 2002 Microchip Technology Inc.
Timer1 Operation in
Asynchronous Counter Mode
Timer1 Oscillator
READING AND WRITING TIMER1 IN
ASYNCHRONOUS COUNTER
MODE
TABLE 6-1:
6.7
The TMR1 register pair (TMR1H:TMR1L) increments
from 0000h to FFFFh and rolls over to 0000h. The
TMR1 interrupt, if enabled, is generated on overflow,
which is latched in interrupt flag bit TMR1IF (PIR1<0>).
This interrupt can be enabled/disabled by setting/
clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).
6.8
If the CCP module is configured in Compare mode to
generate
(CCP1M3:CCP1M0 = 1011), the signal will reset
Timer1 and start an A/D conversion (if the A/D module
is enabled).
Timer1 must be configured for either Timer or Synchro-
nized Counter mode to take advantage of this feature.
If Timer1 is running in Asynchronous Counter mode,
this RESET operation may not work.
In the event that a write to Timer1 coincides with a
special event trigger from CCP1, the write will take
precedence.
In this mode of operation, the CCPR1H:CCPR1L regis-
ters pair effectively becomes the period register for
Timer1.
Osc Type
Note:
Note 1: Higher capacitance increases the stability
LP
These values are for design guidance only.
Timer1 Interrupt
Resetting Timer1 Using a CCP
Trigger Output
2: Since each resonator/crystal has its own
The special event triggers from the CCP1
module will not set interrupt flag bit
TMR1IF (PIR1<0>).
a
of oscillator, but also increases the start-up
time.
characteristics, the user should consult
the resonator/crystal manufacturer for
appropriate
components.
100 kHz
200 kHz
32 kHz
“special
Freq
CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR
values
event
PIC16F72
33 pF
15 pF
15 pF
C1
DS39597B-page 33
trigger"
of
33 pF
15 pF
15 pF
external
C2
signal

Related parts for PIC16F72-I/SO