NS7520B-1-C36 Digi International, NS7520B-1-C36 Datasheet - Page 9

• Manufacturer Part Number: NS7520B-1-C36
• Description: IC ARM MICROPROCESSOR 177BGA
• Manufacturer: Digi International
• Series: NET+ARM®r

Specifications of NS7520B-1-C36

• Applications: Network Processor
• Core Processor: ARM7
• Program Memory Type: External Program Memory
• Controller Series: -
• Ram Size: External
• Interface: EBI/EMI, Ethernet, DMA, SPI, UART
• Number Of I /o: 16
• Voltage - Supply: 1.4 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 177-LFBGA
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

C h a p t e r 1 0 : S e r i a l C o n t r o l l e r M o d u l e
Supported features ....................................................................208
Bit-rate generator .....................................................................209
Serial protocols ........................................................................210
UART mode .............................................................................210
SPI mode ................................................................................211
General-purpose I/O configurations ................................................220
Serial port performance ..............................................................221
Configuration...........................................................................221
Serial Channel registers ..............................................................223
Ethernet General Status register (EGSR) bit definitions ..................164
Ethernet FIFO Data register ...................................................167
Ethernet Transmit Status register............................................168
Ethernet Receive Status register .............................................173
MAC Configuration Register 1 .................................................176
MAC Configuration Register 2 .................................................178
Back-to-Back Inter-Packet-Gap register.....................................182
Non-Back-to-Back Inter-Packet-Gap register ...............................183
Collision Window/Collision Retry register ..................................184
Maximum Frame register ......................................................185
PHY Support register ...........................................................186
Test register .....................................................................187
MII Management Configuration register .....................................189
MII Management Command register..........................................191
MII Management Address register ............................................192
MII Management Write Data register ........................................193
MII Management Read Data register .........................................194
MII Management Indicators register..........................................195
SMII Status register .............................................................196
Station Address registers ......................................................196
Station Address Filter register ................................................199
Register hash table .............................................................200
FIFO management ..............................................................212
Serial Channel 1, 2 Control Register A ......................................223
Serial Channel 1, 2 Control Register B ......................................229
Serial Channel 1, 2 Status Register A ........................................233
........................................................ 207
i x