ADF7023-JBCPZ Analog Devices Inc, ADF7023-JBCPZ Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF7023-JBCPZ
Manufacturer Part Number
ADF7023-JBCPZ
Description
TXRX FSK/GFSK/MSK/GMSK 32LFCSP
Manufacturer
Analog Devices Inc
Series
-r
Datasheet
1.EVAL-ADF7023-JDB1Z.pdf
(100 pages)
Specifications of ADF7023-JBCPZ
Frequency
902MHz ~ 958MHz
Data Rate - Maximum
300kbps
Modulation Or Protocol
FSK, GFSK, GMSK, MSK
Applications
ISM
Power - Output
13.5dBm
Sensitivity
-116dBm
Voltage - Supply
2.2 V ~ 3.6 V
Current - Receiving
12.8mA
Current - Transmitting
32.1mA
Data Interface
PCB, Surface Mount
Memory Size
-
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
32-WFQFN Exposed Pad, CSP
Rf Ic Case Style
LFCSP
No. Of Pins
32
Supply Voltage Range
2.2V To 3.6V
Operating Temperature Range
-40°C To +85°C
Transmitting Current
32.1mA
Data Rate
300Kbps
Modulation Type
2FSK, GFSK, MSK
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Low Power
Mode
SWM
SWM
SWM
SWM
1
2
It is necessary to write to the 0x30C and 0x30D registers in the following order: WUC_CONFIG_HIGH (Address 0x30C), directly followed by writing to WUC_CONFIG_LOW
(Address 0x30D).
It is necessary to write to the 0x30E and 0x30F registers in the following order: WUC_VALUE_HIGH (Address 0x30E), directly followed by writing to WUC_VALUE_LOW
(Address 0x30F).
Memory
Address
0x108
0x107
0x106
0x100
Register Name
SWM_RSSI_THRESH
PARMTIME_DIVIDER
RX_DWELL_TIME
INTERRUPT_MASK_0
Bit
SWM_RSSI_THRESH[7:0]
PARMTIME_DIVIDER[7:0]
RX_DWELL_TIME[7:0]
INTERRUPT_SWM_RSSI_DET
INTERRUPT_PREAMBLE_DETECT
INTERRUPT_SYNC_DETECT
INTERRUPT_ADDRESS_MATCH
Rev. 0 | Page 55 of 100
Description
RSSI threshold for RSSI prequalification.
RSSI threshold (dBm) =
SWM_RSSI_THRESH − 107.
Tick rate for the Rx dwell timer.
Time that the ADF7023-J remains awake
during SWM.
Receive Dwell Time = RX_DWELL_TIME ×
Various interrupts that can be used in
SWM.
128
×
PARMTIME_D
6.5
MHz
IVIDER
ADF7023-J