SDKZSPF LSI, SDKZSPF Datasheet - Page 232

• Manufacturer Part Number: SDKZSPF
• Manufacturer: LSI

Specifications of SDKZSPF

• Lead Free Status / Rohs Status: Supplier Unconfirmed

11.4.1 Build Methodology and Project Tree Structure
11.4.2 Compiler/Assembler Settings
11-10
The ZSP IDE Project Tree partitions project files into folders based on
filename extensions.
Files with extension of “.S” or “.s” are inserted into the IDE Project Tree
in the Assembly Source Files folder. Include files which have extensions
of “.h” or “.inc” are added to the Project Tree’s Include Files folder.
Additionally, when a file with an “.h” or “.inc” extension is added to the
project, the ZSP IDE provides a prompt allowing the directory containing
the files to the Include Directories list. Files with any other extension than
those described here are inserted into the project in the Other Files folder
and are not part of the build process.
The ZSP IDE invokes the appropriate ZSP compiler (SDCC ZDCC
ZDXCC) based on the processor type selected in the Settings dialog box.
The ZSP compiler invokes each of the component processes that
complete the build process. You may specify options in the Settings
panel to direct the behavior of the compiler, assembler, and linker.
The Compiler settings tab (see
each project. The processor architecture selected in the Compiler
settings tab controls the entire set of underlying command line tools and
utilities. The three available architecture choices are
ZSP Integrated Development Environment
Copyright © 1999-2003 by LSI Logic Corporation. All rights reserved.
Source files with a “.c” extension (for C sources) are added to the
C Source Files folder.
Source files with an “.S” extension are assembly sources that require
C preprocessing.
Files with an “.s” extension are assembly source files, which do not
require preprocessing.
G2 - This option selects the ZSP G2 architecture.
ZSP400 - This option selects the ZSP400 architecture.
G1G2 - This option is provided to enable building ZSP400 code for
processors based on ZSP G2 architecture.
Figure
11.6) is the primary control for