MC68EC040RC25 Freescale Semiconductor, MC68EC040RC25 Datasheet - Page 403

no-image

MC68EC040RC25

Manufacturer Part Number
MC68EC040RC25
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC040RC25

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
179
Package Type
PGA
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC040RC25
Quantity:
33
Part Number:
MC68EC040RC25
Manufacturer:
MOT
Quantity:
1 259
Part Number:
MC68EC040RC25
Manufacturer:
XILINX
0
Part Number:
MC68EC040RC25A
Manufacturer:
MOT
Quantity:
1
Part Number:
MC68EC040RC25A
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
C.3 CLOCKING DURING NORMAL OPERATION
During normal operation of the processor, the BCLK should be driven with a 50% ( 5%)
duty cycle (refer to C.7 MC68040V and MC68EC040V Electrical Characteristics for
details). The frequency of BCLK can not be changed during normal operation. Altering the
BCLK frequency during normal operation (the LFO signal is negated) will result in
unspecified operation. In the event that the BCLK input is lost, a processor reset is
required. Once the loss of BCLK is detected during normal operation, the processor
asserts LOC, indicating a loss of clock. External logic can then reset the processor to
resume normal operation.
C.4 RESET OPERATION
An external device asserts the RSTI to reset the processor. When power is applied to the
system, external circuitry should assert RSTI for a minimum of 10 BCLK cycles after V
is within tolerance. Figure C-2 is a functional timing diagram of the power-on reset
operation, illustrating the relationships among V
signal is required to be stable by the time RSTI is negated. The V
not exceed V
and must meet the specified setup and hold times to BCLK (specifications #51 and #52 in
C.7 MC68040V and MC68EC040V Electrical Characteristics) only if recognition by a
specific BCLK rising edge is required. MI is asserted while the MC68040V is in reset.
MOTOROLA
CC
+ 2.5V. RSTI is internally synchronized for two BCLKs before being used
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
M68040 USER’S MANUAL
CC
, RSTI, and bus signals. The BCLK
IH
levels of any pin must
CC
C-7

Related parts for MC68EC040RC25