STV0299B STMicroelectronics, STV0299B Datasheet - Page 27

STV0299B

Manufacturer Part Number
STV0299B
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of STV0299B

Pin Count
64
Screening Level
Commercial
Lead Free Status / Rohs Status
Specific Sites Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STV0299B
Manufacturer:
ST
0
Part Number:
STV0299B
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STV0299B
Quantity:
6 000
Part Number:
STV0299BH
Manufacturer:
ST
0
Part Number:
STV0299BL
Manufacturer:
MICRON
Quantity:
10 000
Part Number:
STV0299BL
Manufacturer:
ST
0
Part Number:
STV0299BLT
Manufacturer:
ST
0
Part Number:
STV0299BLT
Manufacturer:
ST
Quantity:
20 000
Part Number:
STV0299BLT/AL2
Manufacturer:
ST
0
5
RS CONTROL REGISTER (refer to Section 4.6.6 on page 16)
REGISTER LIST (continued)
Name
RS
Address
HEX
33
Reset
Value
F8
Position
Bit
7
6
5
4
3
2
1
0
RS7 - Deinterleaver Enable
1: The input flow is deinterleaved.
0: The input flow is not affected.
RS6 - Synchro Enable
1: The synchro is processed.
0: The synchro word search is disabled. The bit-to-byte conversion
with
RS5 - Reed-Solomon Enable
1: The input code is corrected.
0: No correction happens, all the data is fed to the descrambler.
RS4 - Descrambler Enable
1: The output flow from Reed-Solomon decoder is descrambled.
0: The descrambler is disactivated.
RS3 - Write Error Bit
1: If an uncorrectible error happens in DVB, the MSB of the first byte
0: The output flow is unchanged.
RS2 - Block Synchro
1: The first byte of each packet is forced to Hex 47 in mode A.
0: The first byte is the one that is received. In DVB, it should be the
RS1 - Output Clock Polarity
1: The data and control signals are clocked during the high-to-low
0: The data and control signals are clocked during the low-to-high
RS0 - Output Clock Signal Configuration during Parity Bytes
1: D[7:0] and ERROR are null during the parity bytes. If the packet
0: CLK_OUT is continuous and the parity bytes are transmitted. If the
running.
The error signal remains inactive.
following the sync byte is forced to 1 after descrambling.
transition of CLK_OUT.
transition of CLK_OUT.
contains more than 8 errors, ERROR only remains high during the
data transmission. In parallel mode, CLK_OUT remains low during
the parity bytes. In serial mode, the output bit clock is always
packet contains more than 8 errors, ERROR remains high during
the entire packet.
remains in its current phase regardless of whether the synchro
word is recognized or not. This allows the use of the STV0299BB
synchro byte, complemented every 8th packet.
inner convolutional coding only.
Signal Description
STV0299B
27/36

Related parts for STV0299B