AD7949 Analog Devices, AD7949 Datasheet - Page 26

• Manufacturer Part Number: AD7949
• Description: 14-Bit, 8-Channel, 250 kSPS PulSAR ADC
• Manufacturer: Analog Devices

Specifications of AD7949

• Resolution (bits): 14bit
• # Chan: 8
• Sample Rate: 250kSPS
• Interface: Ser,SPI
• Analog Input Type: Diff-Uni,SE-Uni
• Adc Architecture: SAR
• Pkg Type: CSP

AD7949
READ/WRITE SPANNING CONVERSION WITHOUT
A BUSY INDICATOR
This mode is used when the AD7949 is connected to any host
using an SPI, serial port, or FPGA. The connection diagram is
shown in Figure 39, and the corresponding timing is given in
Figure 40. For the SPI, the host should use CPHA = CPOL = 0.
Reading/writing spanning conversion is shown, which covers
all three modes detailed in the Digital Interface section. For this
mode, the host must generate the data transfer based on the
conversion time. For an interrupt driven transfer that uses a
busy indicator, refer to the Read/Write Spanning Conversion
with a Busy Indicator section.
A rising edge on CNV initiates a conversion, forces SDO to
high impedance, and ignores data present on DIN. After a
conversion is initiated, it continues until completion irrespec-
tive of the state of CNV. CNV must be returned high before the
safe data transfer time, t
conversion time, t
indicator.
After the conversion is complete, the AD7949 enters the
acquisition phase and power-down. When the host brings CNV
ACQUISITION
NOTES
1. THE LSB IS FOR CONVERSION RESULTS OR THE CONFIGURATION REGISTER CFG (n – 1) IF
13 SCK FALLING EDGES = LSB OF CONVERSION RESULTS.
27 SCK FALLING EDGES = LSB OF CONFIGURATION REGISTER.
ON THE 14TH OR 28TH SCK FALLING EDGE, SDO IS DRIVEN TO HIGH IMPEDANCE.
(n - 1)
CNV
SCK
SDO
DIN
CONV
t
DIS
t
SCKH
, to avoid generation of the busy signal
CONVERSION (n – 1)
t
DATA
SCKL
t
END DATA (n – 2)
EN
t
DATA
CFG
LSB
, and then held high beyond the
12
t
END CFG (n)
SCK
>
t
t
CONV
13
X
CONV
14/
28
LSB
X
Figure 40. Serial Interface Timing for the AD7949 Without a Busy Indicator
Figure 39. Connection Diagram for the AD7949 Without a Busy Indicator
t
DIS
RETURN CNV HIGH
(QUIET
TIME)
FOR NO BUSY
UPDATE (n)
CFG/SDO
t
EOC
CYC
AD7949
t
CLSCK
t
EN
FOR SPI USE CPHA = 0, CPOL = 0.
SDO
SCK
CNV
DIN
MSB
CFG
MSB
Rev. C | Page 26 of 32
1
t
SDIN
BEGIN CFG (n + 1)
BEGIN DATA (n – 1)
MSB – 1
CFG
2
ACQUISITION (n)
t
ACQ
t
HDIN
SCK
SS
MISO
MOSI
low after t
host also must enable the MSB of the CFG register at this time
(if necessary) to begin the CFG update. While CNV is low, both
a CFG update and a data readback take place. The first 14 SCK
rising edges are used to update the CFG, and the first 13 SCK
falling edges clock out the conversion results starting with
MSB − 1. The restriction for both configuring and reading is
that they both must occur before the t
sion elapses. All 14 bits of CFG[13:0] must be written, or they
are ignored. In addition, if the 14-bit conversion result is not
read back before t
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the 14
when CNV goes high (whichever occurs first), SDO returns to
high impedance.
If CFG readback is enabled, the CFG register associated with the
conversion result is read back MSB first following the LSB of the
conversion result. A total of 28 SCK falling edges is required to
return SDO to high impedance if this is enabled.
DIGITAL HOST
t
t
HSDO
DSDO
CONV
(maximum), the MSB is enabled on SDO. The
t
t
CNVH
EN
DATA
t
DIS
elapses, it is lost.
CONVERSION (n)
END DATA (n – 1)
END CFG (n + 1)
CFG
LSB
12
t
DATA
X
13
th
t
CONV
SEE NOTE
(or 28
DATA
X
14/
28
LSB
SEE NOTE
time of the next conver-
th
) SCK falling edge, or
RETURN CNV HIGH
t
DIS
(QUIET
TIME)
FOR NO BUSY
Data Sheet
UPDATE (n + 1)
CFG/SDO
EOC