LPC1759FBD80 NXP Semiconductors, LPC1759FBD80 Datasheet - Page 36

The LPC1759 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 120 MHz

LPC1759FBD80

Manufacturer Part Number
LPC1759FBD80
Description
The LPC1759 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 120 MHz
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1759FBD80
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
LPC1759FBD80,551
Manufacturer:
LT
Quantity:
375
Part Number:
LPC1759FBD80,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC1759_58_56_54_52_51
Product data sheet
7.30.5 AHB multilayer matrix
7.30.6 External interrupt inputs
7.30.7 Memory mapping control
7.31 Emulation and debugging
The LPC1759/58/56/54/52/51 use an AHB multilayer matrix. This matrix connects the
instruction (I-code) and data (D-code) CPU buses of the ARM Cortex-M3 to the flash
memory, the main (32 kB) static RAM, and the Boot ROM. The GPDMA can also access
all of these memories. The peripheral DMA controllers, Ethernet (LPC1758 only) and
USB, can access all SRAM blocks. Additionally, the matrix connects the CPU system bus
and all of the DMA controllers to the various peripheral functions.
The LPC1759/58/56/54/52/51 include up to 30 edge sensitive interrupt inputs combined
with one level sensitive external interrupt input as selectable pin function. The external
interrupt input can optionally be used to wake up the processor from Power-down mode.
The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table
to alternate locations in the memory map. This is controlled via the Vector Table Offset
Register contained in the NVIC.
The vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address
space. The vector table must be located on a 128 word (512 byte) boundary because the
NVIC on the LPC1759/58/56/54/52/51 is configured for 128 total interrupts.
Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and
trace functions are supported in addition to a standard JTAG debug and parallel trace
functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four
watch points.
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 29 March 2011
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
© NXP B.V. 2011. All rights reserved.
36 of 74

Related parts for LPC1759FBD80