ST10F273Z4 STMicroelectronics, ST10F273Z4 Datasheet - Page 150

no-image

ST10F273Z4

Manufacturer Part Number
ST10F273Z4
Description
16-BIT MICROCONTROLLER WITH MAC UNIT, UP TO 832 KBYTES FLASH MEMORY AND UP TO 68 KBYTES RAM
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F273Z4

Single Voltage Supply
5 V ±10%

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F273Z4Q3
Manufacturer:
INTEL
Quantity:
4 495
Part Number:
ST10F273Z4Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Electrical characteristics
24.8.9
150/188
Example 1
Example 2
PLL jitter
The following terminology is hereafter defined:
Jitter at the PLL output can be due to the following reasons:
Jitter in the input clock
PLL acts like a low pass filter for any jitter in the input clock. Input Clock jitter with the
frequencies within the PLL loop bandwidth is passed to the PLL output and higher frequency
jitter (frequency > PLL bandwidth) is attenuated @20dB/decade.
Noise in the PLL loop
This contribution again can be caused by the following sources:
F
P0(15:13) = ‘110’ (multiplication by 3)
PLL input frequency = 1 MHz
VCO frequency = 48 MHz
PLL output frequency = 12 MHz
(VCO frequency divided by 4)
F
F
P0(15:13) = ‘100’ (multiplication by 5)
PLL input frequency = 2 MHz
VCO frequency = 80 MHz
PLL output frequency = 40 MHz (VCO frequency divided by 2)
F
Self referred single period jitter
Also called “Period Jitter”, it can be defined as the difference of the T
where T
time period of the PLL output clock.
Self referred long term jitter
Also called “N period jitter”, it can be defined as the difference of T
T
minimum time difference between N+1 clock rising edges. Here N should be kept
sufficiently large to have the long term jitter. For N=1, this becomes the single period
jitter.
Jitter in the input clock
Noise in the PLL loop
Device noise of the circuit in the PLL
Noise in supply and substrate.
XTAL
CPU
XTAL
CPU
max
is the maximum time difference between N+1 clock rising edges and T
= 12 MHz (no effect of Output Prescaler)
= 40 MHz (no effect of Output Prescaler)
= 4 MHz
= 8 MHz
max
is maximum time period of the PLL output clock and T
max
min
max
is the minimum
and T
and T
ST10F273Z4
min
min
min
, where
is the
,

Related parts for ST10F273Z4