ST10F273Z4 STMicroelectronics, ST10F273Z4 Datasheet - Page 78

• Manufacturer Part Number: ST10F273Z4
• Description: 16-BIT MICROCONTROLLER WITH MAC UNIT, UP TO 832 KBYTES FLASH MEMORY AND UP TO 68 KBYTES RAM
• Manufacturer: STMicroelectronics

Specifications of ST10F273Z4

• Single Voltage Supply: 5 V ±10%

Watchdog timer
19
78/188
Watchdog timer
The watchdog timer is a fail-safe mechanism which prevents the microcontroller from
malfunctioning for long periods of time.
The watchdog timer is always enabled after a reset of the chip and can only be disabled in
the time interval until the EINIT (end of initialization) instruction has been executed.
Therefore, the chip start-up procedure is always monitored. The software must be designed
to service the watchdog timer before it overflows. If, due to hardware or software related
failures, the software fails to do so, the watchdog timer overflows and generates an internal
hardware reset. It pulls the RSTOUT pin low in order to allow external hardware components
to be reset.
Each of the different reset sources is indicated in the WDTCON register:
●
●
●
The indicated bits are cleared with the EINIT instruction. The source of the reset can be
identified during the initialization phase.
The watchdog timer is 16-bit, clocked with the system clock divided by 2 or 128. The high
Byte of the watchdog timer register can be set to a pre-specified reload value (stored in
WDTREL).
Each time it is serviced by the application software, the high byte of the watchdog timer is
reloaded. For security, rewrite WDTCON each time before the watchdog timer is serviced
The
clock respectively.
Table 48.
Table 49.
Reload value in WDTREL
Reload value in WDTREL
Table 48
Watchdog timer reset in case of an overflow
Software Reset in case of execution of the SRST instruction
Short, long and power-on reset in case of hardware reset (and depending of reset
pulse duration and RPD pin configuration)
WDTREL reload value (f
WDTREL reload value (f
FFh
FFh
00h
00h
and
Table 49
show the watchdog time range for 40 MHz and 64 MHz CPU
CPU
CPU
2 (WDTIN = ‘0’)
2 (WDTIN = ‘0’)
3.277ms
2.048ms
12.8µs
= 40 MHz)
= 64 MHz)
8µs
Prescaler for f
Prescaler for f
CPU
CPU
= 40 MHz
= 64 MHz
128 (WDTIN = ‘1’)
128 (WDTIN = ‘1’)
209.7ms
131.1ms
819.2µs
512µs
ST10F273Z4