LM3S301 Luminary Micro, Inc, LM3S301 Datasheet - Page 206

no-image

LM3S301

Manufacturer Part Number
LM3S301
Description
Lm3s301 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S301-EQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-EQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-IGZ20-C2
Manufacturer:
TI
Quantity:
30
Company:
Part Number:
LM3S301-IGZ20-C2
Quantity:
988
Part Number:
LM3S301-IQN20-C2
Manufacturer:
SL
Quantity:
645
Part Number:
LM3S301-IQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-IQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Analog-to-Digital Converter (ADC)
206
Reset
Reset
Type
Type
Bit/Field
ADC Interrupt Mask (ADCIM)
Offset 0x008
RO
RO
31
15
0
0
31:4
3
2
1
0
Register 3: ADC Interrupt Mask (ADCIM), offset 0x008
This register controls whether the Sample Sequencer raw interrupt signals are promoted to
controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked
independently.
RO
RO
30
14
0
0
reserved
MASK3
MASK2
MASK1
MASK0
Name
RO
RO
29
13
0
0
RO
RO
28
12
0
0
Type
R/W
R/W
R/W
R/W
RO
RO
RO
27
11
0
0
RO
RO
26
10
0
0
reserved
Reset
0
0
0
0
0
RO
RO
25
0
9
0
Preliminary
Description
Reserved bits return an indeterminate value, and should never
be changed.
Specifies whether the raw interrupt signal from Sample
Sequencer 3 (ADCRIS register INR3 bit) is promoted to a
controller interrupt. If set, the raw interrupt signal is promoted to
a controller interrupt. Otherwise, it is not.
Specifies whether the raw interrupt signal from Sample
Sequencer 2 (ADCRIS register INR2 bit) is promoted to a
controller interrupt. If set, the raw interrupt signal is promoted to
a controller interrupt. Otherwise, it is not.
Specifies whether the raw interrupt signal from Sample
Sequencer 1 (ADCRIS register INR0 bit) is promoted to a
controller interrupt. If set, the raw interrupt signal is promoted to
a controller interrupt. Otherwise, it is not.
Specifies whether the raw interrupt signal from Sample
Sequencer 0 (ADCRIS register INR0 bit) is promoted to a
controller interrupt. If set, the raw interrupt signal is promoted to
a controller interrupt. Otherwise, it is not.
RO
RO
24
0
8
0
reserved
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
MASK3
R/W
RO
19
0
3
0
MASK2
R/W
RO
18
0
2
0
MASK1
R/W
RO
17
July 5, 2006
0
1
0
MASK0
R/W
RO
16
0
0
0

Related parts for LM3S301