SPFD54124B Drise, SPFD54124B Datasheet - Page 81
![no-image](/images/no-image-200.jpg)
SPFD54124B
Manufacturer Part Number
SPFD54124B
Description
396-Channel 6-Bit Source Driver
Manufacturer
Drise
Datasheet
1.SPFD54124B.pdf
(224 pages)
- Current page: 81 of 224
- Download datasheet (3Mb)
www.DataSheet4U.com
6.3.7.
NOTE: “-“ Don’t care
© ORISE Technology Co., Ltd.
Proprietary & Confidential
Description
Restriction
2
1
nd
st
Inst / Para
DISSET5
Parameter
Parameter
B6H
DISSET5 (B6h): Display Function set 5
-1
-NO[1:0]: Set the amount of non-overlap of the gate output
-SDT[1:0]: Set delay amount from gate signal falling edge of the source output.
-EQ[1:0]: Set the Equalizing period
-2
-PTG[1:0]: Determine gate output in a non-display area in the partial mode
-PT[1:0]: Determine Source /VCOM output in a non-display area in the partial mode
-If this register not using the register need be reserved.
st
nd
parameter: Set output waveform relation.
parameter: Set the output waveform in non-display area.
D/CX
VCOM
0
1
1
Gn+1
00
01
10
00
01
10
00
01
10
00
01
10
00
01
10
11
11
11
11
11
SDT[1:0]
PTG[1:0]
Gn
Sn
NO[1:0]
EQ[1:0]
PT[1:0]
WRX
↑
↑
↑
0
1
2
3
0
1
2
3
0
1
2
3
0
1
2
3
0
1
2
3
RDX
1
1
1
Delay time for source output EQ period
Source output on non-display
Refer the Internal oscillator
Refer the Internal oscillator
Refer the Internal oscillator
Positive
AGND
D17-8
V63
Hi-z
V0
-
-
-
1 clock cycle
4 clock cycle
6 clock cycle
8 clock cycle
1 clock cycle
2 clock cycle
3 clock cycle
4 clock cycle
2 clock cycle
4 clock cycle
6 clock cycle
Amount of non-overlap of the source output
No EQ
Amount of non-overlap of the gate output
area
D7
1
0
0
Gate output in a non-display area
DISSET (Display Function set 5)
Negative
AGND
V63
Hi-z
Gate Non-overlap period
V0
D6
0
0
0
81
Normal scan
Fix on VGL
Fix on VGL
Fix on VGL
EQ period
NO1
D5
1
0
VCOM output on non-display
Positive
VCOML
VCOML
AGND
AGND
NO0
D4
1
0
Refer the PCLK
Refer the PCLK
Refer the PCLK
16 clock cycle
24 clock cycle
32 clock cycle
12 clock cycle
16 clock cycle
16 clock cycle
24 clock cycle
4 clock cycle
4 clock cycle
8 clock cycle
4 clock cycle
No EQ
area
PTG1
SDT1
D3
0
Negative
VCOMH
VCOMH
AGND
AGND
STD0
PTG0
D2
1
SPFD54124B
Preliminary
EQ1
PT1
D1
1
Preliminary Version: 0.6
EQ0
PT0
D0
0
APR. 26, 2007
(Code)
(B6h)
Related parts for SPFD54124B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SPF-5043Z](/images/manufacturer_photos/0/5/564/rfmd_tmb.jpg)
Part Number:
Description:
100MHZ TO 4000MHZ, GAAS PHEMT MMIC LOW NOISE AMPLIFIERS
Manufacturer:
RFMD
![SPF-2086T](/images/manufacturer_photos/0/6/613/sirenza_microdevices_tmb.jpg)
Part Number:
Description:
Manufacturer:
Sirenza Microdevices
Datasheet:
![SPF-5189Z](/images/manufacturer_photos/0/5/562/rf_micro_devices_tmb.jpg)
Part Number:
Description:
Manufacturer:
RF Micro Devices
Datasheet: