rtl8100l Realtek Semiconductor Corporation, rtl8100l Datasheet - Page 24

• Manufacturer Part Number: rtl8100l
• Description: Fast Ethernet Controller
• Manufacturer: Realtek Semiconductor Corporation

5.15 Multiple Interrupt Select Register
(Offset 005Ch-005Dh, R/W)
If the received packet data is not a familiar protocol (IPX, IP, NDIS, etc.) to the RTL8100B(L), RCR<ERTH[3:0]> will not be
used to transfer data in early mode. This register will be written to the received data length in order to make an early Rx interrupt
for the unfamiliar protocol.
5.16 PCI Revision ID
(Offset 005Eh, R)
2001-11-9
15-12
11-0
Bit
Bit
7-0
according to MISR[11:0] setting in early mode.
The above is true when MulERINT=0 (bit17, RCR). When MulERINT=1, any received packet invokes early interrupt
R/W
R/W
R/W
R
-
Revision ID
MISR11-0
Symbol
Symbol
-
The value in PCI Configuration Space offset 08h is 10h.
Reserved
Multiple Interrupt Select: Indicates that the RTL8100B(L) makes an
Rx interrupt after RTL8100B(L) has transferred the byte data into the
system memory. If the value of these bits is zero, there will be no early
interrupt as soon as the RTL8100B(L) prepares to execute the first PCI
transaction of the received data. Bit1, 0 must be zero.
The ERTH3-0 bits should not be set to 0 when the multiple interrupt
select register is used.
24
Description
Description
RTL8100B(L)
Rev.1.41