cynse70032 Cypress Semiconductor Corporation., cynse70032 Datasheet - Page 100

• Manufacturer Part Number: cynse70032
• Description: Network Search Engine
• Manufacturer: Cypress Semiconductor Corporation.

15.4
The following explains the SRAM Read operation completed through a table of up to eight devices using the following parameter:
TLSZ = 01. Figure 15-2 diagrams a block of eight devices. The following assumes that SRAM access is successfully achieved
through CYNSE70032 device number 0. Figure 15-3 and Figure 15-4 show timing diagrams for device number 0 and device
number 7, respectively.
At the end of cycle 7, the selected device floats ACK in a three-state condition, and a new command can begin.
Document #: 38-02042 Rev. *E
• Cycle 1A: The host ASIC applies the Read instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with
• Cycle 1B: The host ASIC continues to apply the Read instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the
• Cycle 2: The host ASIC floats DQ[67:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[67:0] in a three-state condition.
• Cycle 4: The selected device starts to drive DQ[67:0].
• Cycle 5: The selected device continues to drive DQ[67:0] and drives ACK from high-Z to low.
• Cycle 6: The selected device drives the Read address on SADR[21:0]. It also drives ACK high, CE_L low, WE_L high, and
• Cycle 7: The selected device drives CE_L, ALE_L, WE_L, and DQ bus in a three-state condition. It continues to drive ACK low.
DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21]
lines. During this cycle the host ASIC also supplies SADR[21:19] on CMD[8:6].
address, with DQ[20:19] set to 10 to select the SRAM address.
ALE_L low.
SRAM Read with a Table of up to Eight Devices
TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1.
CMD[1:0]
CMD[8:2]
Figure 15-1. SRAM Read ACCESS (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1)
CLK2X
PHS_L
ALE_L
CMDV
SADR
WE_L
OE_L
CE_L
ACK
SSV
SSF
DQ
0
1
1
1
0
0
z
z
cycle
1
Address
A
Read
B
cycle
2
z
cycle
3
cycle
4
DQ driven by CYNSE70032.
0
cycle
Address
5
0
0
1
cycle
1
6
1
z
z
0
z
CYNSE70032
Page 100 of 126