pc87591l National Semiconductor Corporation, pc87591l Datasheet - Page 322

• Manufacturer Part Number: pc87591l
• Description: Lpc Mobile Embedded Controllers
• Manufacturer: National Semiconductor Corporation

www.national.com
Host Controller Interface Modules
5.5.4
In addition to its Power Management functions, the MSWC controls the handling of the following system control elements:
Host Configuration Address Selection
The standard strap configuration enables the selection of one of two SuperI/O configuration register addresses. When the
PC87591x is enabled in Programmable Configuration Address mode (see Table 47 on page 335), the core may set the ad-
dress of the SuperI/O configuration index/data registers.
HCFGBAL and HCFGBAH are byte-wide read/write registers. HCFGBAL holds the least significant byte of a host mother-
board PnP initial configuration address; HCFGBAH holds the most significant byte. The contents of HCFGBAH and HCFG-
BAL change only during V
To update the base address of the SuperI/O configuration index/data registers, do the following:
The base address is preserved by V
configuration base address, the LPC interface does not respond to configuration requests.
Host Keyboard Fast Reset
The Host Keyboard Reset output (KBRST) is an output of the PC87591x that serves as one of the sources for Host Soft
reset commands (i.e., INIT input in the x86 processors). Figure 107 shows the KBRST generation scheme. The host is reset
when the KBRST output is low. A reset command is issued by the PC87591x by software or hardware, as follows:
.
GA20 Pin Functionality
The GA20 (Gate Address A20) function is part of the PC architecture. In PC87591x, the GA20 function is implemented by a
GPIO signal that is configured as output. Port PB5 is recommended to be used as GA20 since its default state after reset is
output driving high. The firmware running on the core may change the GA20 signal state by modifying bit 5 in PBDOUT reg-
ister. There is no special hardware or multiplexing on PB5; since there is no multiplexing, bit 5 of PBALT register is always
0 and any writes to it are disregarded. PB5 may be used as a GPIO; however, note that wake-up for PB5 differs from the
other signals in port B.
Host Configuration Address Selection
Host Keyboard Reset Fast Reset Output (KBRST)
GA20 Pin Functionality
Host Power on indication
1. Clear VHCFGA bit in MSWCTL1 register by writing 1 to it.
2. Write the lower byte of the address to HCFGBAL (MSB must be cleared).
3. Write the higher byte of the address to HCFGBAH.
4. Set HCFGLK bit to prevent an accidental change of the address written to HCFGBAL and HCFGBAH.
Software: The core firmware can issue a reset command to the host by writing 1 to HRSTOB in MSWCTL1 register.
The reset to the host ends by writing 0 to this bit.
Hardware: The host is reset during V
action is started. This is used to prevent accesses to the PC87591x from being ignored due to the duration of the
Power-Up reset.
HRAPU bit (MSWCTL3) =1
LPC Transaction Detected
HRSTOB bit (MSWCTL1)
V
CC
Other MSWC Controlled Elements
Power-Up Reset
CC
Power-Up reset.
LPFTO bit (MSWCLT3) =1
Figure 107. KBRST Generation Scheme
CC
, and VHCFGA is set as long as a valid address is maintained. If there is no valid
CC
Power-Up reset if HRAPU bit in MSWCTL3 register is set and an LPC trans-
LPCPD = 0
(Continued)
322
Extend Logic
Host Reset
IOPB6
Logic
KBRST
Revision 1.07