pc87591l-n05 National Semiconductor Corporation, pc87591l-n05 Datasheet - Page 85

• Manufacturer Part Number: pc87591l-n05
• Description: Lpc Mobile Embedded Controller
• Manufacturer: National Semiconductor Corporation

Revision 1.2
4.0 Embedded Controller Modules
4.2
The DMAC transfers blocks of data between memory and I/O devices along four independent channels, with minimal inter-
vention by the core. The source and destination addresses and the block size to be transferred may be defined for each of
the channels.
4.2.1
4.2.2
When transferring blocks of data using the DMAC, the source and destination addresses, as well as the block size and type
of operation, are set up in advance by programing the appropriate control registers. Actual data transfers are handled by the
DMAC channel in response to DMA transfer requests. On receiving a DMA transfer request (DMRQn), if the channel is en-
abled, the DMAC performs the following operations:
1. Acquires control of the core bus according to the DMAC priority on the core bus.
2. Determines priority among the DMAC channels, one clock cycle before T1 of the DMAC transfer cycle. (T1 is the first
3. Executes data transfer bus cycle(s) according to the values stored in the control registers of the channel being serviced
4. If the transfer of a block is terminated, the DMAC does the following:
5. If DMRQn is still active and the Bus Policy is “continuous”, returns to step 3.
6. Relinquishes the internal core bus.
Each DMAC channel can be programed for direct (fly-by) or indirect (memory-to-memory) data transfer. Once a DMAC
transfer cycle is in process, the next transfer request is sampled when the DMAC acknowledge is deactivated and subse-
quently, on the rising edge of each clock cycle.
The configuration of either address freeze or address update (increment or decrement) is independent of the number of
transferred bytes, transfer direction or number of bytes in each DMAC transfer cycle. All these can be configured for each
channel by programing the appropriate control registers.
Each DMAC channel has eight control registers. DMAC channels are described hereafter with the suffix “n”, where n repre-
sents the channel number in the register name (n = 0 to 3).
• Four Independent Direct Memory Access (DMA) channels.
• Direct (fly-by) and indirect (memory-to-memory) transfer types.
• Single-buffer, double-buffer and auto initialize operation modes.
• Fixed address (I/O device) or updated (memory device).
• Address update (increment or decrement) independent of the number of transferred bytes.
• Interrupt line for each channel.
• Programmable bus policy for each channel: continuous or intermittent use of the bus.
• Software DMA request for each channel.
• Maximum throughput in direct (fly-by) transfer:
• Maximum throughput in indirect (memory-to-memory) transfer:
— Intermittent: Every three clock cycles.
— Continuous: On internal core bus - every clock cycle.
— Intermittent: Every five clock cycles.
— Continuous: On internal core bus - every two clock cycles.
clock cycle of the bus cycle.) Priority among the DMAC channels is fixed in descending order, with Channel 0 receiving
the highest priority.
and according to the accessed memory address. It acknowledges the request during the bus cycle that accesses the
requesting device.
a. Updates the termination flags.
b. Generates an interrupt if enabled.
c. Goes to step 6.
DMA CONTROLLER (DMAC)
Features
Functional Description
Otherwise - every two clock cycles.
Otherwise - every four clock cycles.
(Continued)
85
www.national.com