mc68hc908jb8 Freescale Semiconductor, Inc, mc68hc908jb8 Datasheet - Page 195
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc68hc908jb8
Manufacturer Part Number
mc68hc908jb8
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC68HC908JB8.pdf
(286 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC908JB8
Manufacturer:
FREESCALE
Quantity:
6
Company:
Part Number:
mc68hc908jb8ADW
Manufacturer:
MOT
Quantity:
9 330
Part Number:
mc68hc908jb8ADW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908jb8ADW 3K45H
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
mc68hc908jb8ADWE
Manufacturer:
FREESCALE
Quantity:
50
Company:
Part Number:
mc68hc908jb8FB
Manufacturer:
MOTOROLA
Quantity:
325
Company:
Part Number:
mc68hc908jb8FB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908jb8JDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
mc68hc908jb8JDWE
Manufacturer:
VISHAY
Quantity:
6 700
Part Number:
mc68hc908jb8JDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc908jb8JP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MC68HC908JB8•MC68HC08JB8•MC68HC08JT8 — Rev. 2.3
Freescale Semiconductor
CHxF — Channel x Flag Bit
CHxIE — Channel x Interrupt Enable Bit
MSxB — Mode Select Bit B
MSxA — Mode Select Bit A
When channel x is an input capture channel, this read/write bit is set
when an active edge occurs on the channel x pin. When channel x is
an output compare channel, CHxF is set when the value in the TIM
counter registers matches the value in the TIM channel x registers.
When TIM CPU interrupt requests are enabled (CHxIE = 1), clear
CHxF by reading the TIM channel x status and control register with
CHxF set and then writing a logic 0 to CHxF. If another interrupt
request occurs before the clearing sequence is complete, then writing
logic 0 to CHxF has no effect. Therefore, an interrupt request cannot
be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a logic 1 to CHxF has no effect.
This read/write bit enables TIM CPU interrupt service requests on
channel x. Reset clears the CHxIE bit.
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIM channel 0 status and control register.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1 to general-purpose I/O.
Reset clears the MSxB bit.
When ELSxB:ELSxA
capture operation or unbuffered output compare/PWM operation.
See
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
Table
Timer Interface Module (TIM)
11-3.
0:0, this read/write bit selects either input
Timer Interface Module (TIM)
Technical Data
I/O Registers
195