or3l165b Lattice Semiconductor Corp., or3l165b Datasheet - Page 80
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
or3l165b
Manufacturer Part Number
or3l165b
Description
Orca Or3lxxxb Series Field-programmable Gate Arrays
Manufacturer
Lattice Semiconductor Corp.
Datasheet
1.OR3L165B.pdf
(88 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OR3L165B
Manufacturer:
ORCA
Quantity:
1 831
Company:
Part Number:
or3l165b-7BA352
Manufacturer:
LATTICE
Quantity:
534
Company:
Part Number:
or3l165b8BM680
Manufacturer:
LATTICE
Quantity:
2
ORCA OR3LxxxB Series FPGAs
Package Coplanarity
The coplanarity limits of the ORCA Series 3 packages
are as follows.
Table 33. Package Coplanarity
Package Parasitics
The electrical performance of an IC package, such as
signal quality and noise sensitivity, is directly affected
by the package parasitics. Table 34 lists eight parasitics
associated with the ORCA packages. These parasitics
represent the contributions of all components of a
Table 34. Package Parasitics
80
80
208-Pin SQFP2
240-Pin SQFP2
352-Pin PBGA
432-Pin EBGA
680-Pin PBGAM1
Package Type
Package Type
PBGAM1
SQFP2
EBGA
PBGA
L
3.8
SW
4
4
5
4
PAD N + 1
PAD N
Coplanarity Limit
L
1.5
1.3
MW
2
2
2
(mils)
3.15
8.0
8.0
8.0
Figure 12. Package Parasitics
L
L
L
MW
SW
SW
C
200
200
220
500
250
R
M
W
R
R
W
W
package, which include the bond wires, all internal
package routing, and the external leads.
Four inductances in nH are listed: L
self-inductance of the lead; and L
mutual inductance to the nearest neighbor lead. These
parameters are important in determining ground
bounce noise and inductive crosstalk noise. Three
capacitances in pF are listed: C
tance of the lead to the nearest neighbor lead; and C
and C
leads (all other leads are assumed to be grounded).
These parameters are important in determining capaci-
tive crosstalk and the capacitive loading effect of the
lead. The lead resistance value, R
The parasitic values in Table 34 are for the circuit
model of bond wire and package lead parasitics. If the
mutual capacitance value is not used in the designer’s
model, then the value listed as mutual capacitance
should be added to each of the C
1.5
C
C
C
1
1
1
1
1
1
1
L
L
L
2
ML
SL
SL
, the total capacitance of the lead to all other
1.5
C
1
1
1
1
2
BOARD PAD
C
C
2
2
C
1.5
0.3
0.3
1
1
M
M
Lattice Semiconductor
, the mutual capaci-
MW
1
2.8—5.0
W
Data Addendum
3—5.5
7—11
7—12
and C
6—9
, is in mΩ
SW
L
and L
SL
and L
March 2002
2
ML
capacitors.
SL,
.
, the
0.5—1
0.5—1
4—6
4—7
3—6
L
the
5-3862(F).a
ML
1