PLL202-151 PhaseLink (PLL), PLL202-151 Datasheet - Page 22

• Manufacturer Part Number: PLL202-151
• Description: Ali, Via, Sis, Intel 440BX Chipset FTGS , I2C Programmable: Skew / SST / Frequency / Drive
• Manufacturer: PhaseLink (PLL)

2. DC/AC Electrical Specifications (continued)
U n l e s s o t h e r w i s e s t a t e d , a l l p o w e r s u p p l i e s = 3 . 3 V 5%, and ambient temperature range T
47745 Fremont Blvd., Fremont, California 94538 TEL [phone] FAX [phone]
Output Rise time
Output Fall time
Duty Cycle
Clock Skew
Jitter(Cycle to Cycle)
Frequency
Stabilization Time
AC output
impedance
PARAMETERS
Programmable Clock Generator for VIA, ALI and SIS DDR SYSTEM
SYMBOL
J
T
c y c -c y c
SKEW
T
T
T
D
F S T
Z
OR
OF
T
0
CPU
REF, 48MHz,
24MHz
PCI_F, PCI, AGP,
APIC
CPU
REF, 48MHz,
24MHz
PCI_F, PCI, AGP,
APIC
CPU,APIC,REF,
48MHz,24MHz
PCI, AGP
CPU
PCI
AGP
CPU
REF
PCI, AGP
CPU,PCI_F,PCI,
APIC,AGP,REF,
48MHz,24MHz
CPU
PCI,AGP
REF,48MHz,24MHz
OUTPUTS
Measured @ 0.4V ~ 2.0V,
C
Measured @ 0.4V ~ 2.4V,
C
Measured @ 0.4V ~ 2.4V,
C
Measured @ 2.0 ~ 0.4V,
C
Measured @ 2.4V ~ 0.4V,
C
Measured @ 2.4V ~ 0.4V,
C
Measured @ 1.5V
C
Measured @ 1.5V,
C
Rising edge @ 1.25V,
C
Rising edge @ 1.5V,
C
Rising edge @ 1.5V,
C
Measured @ 1.25V
Measured @ 1.5V
Measured @ 1.5V
Assumes full supply
voltage reached within
1ms from power-up. Short
cycle exist prior to
frequency stabilization.
V
V
V
DD
DD
DD
L
L
L
L
L
L
L
L
L
L
L
=10-20pf, 2.5V 5%
=10-20pf
=10-30pf
=10-20pf, 2.5V 5%
=10-20pf
=10-30pf
=20pf
=20~30pf
=20pf
=30pf
=30pf
=3.3V(2.5V) 5%
=3.3V 5%
=3.3V 5%
CONDITIONS
PRELIMINARY
A
= 0 C to 70 C
M I N . TYP.
45
40
PLL202-151
50
20
30
40
Rev 11/05/01 Page 22
MAX.
175
500
500
250
500
250
1.6
1.6
55
55
4
2
4
2
3
UNITS
ohm
ms
ns
ns
%
ps
ps