PIC18F13K50-E/P MICROCHIP [Microchip Technology], PIC18F13K50-E/P Datasheet - Page 293

• Manufacturer Part Number: PIC18F13K50-E/P
• Manufacturer: MICROCHIP [Microchip Technology]

REGISTER 24-5:
REGISTER 24-6:
© 2009 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value when device is unprogrammed
bit 7
bit 6-4
bit 3
bit 2-0
bit 7
Legend:
R = Readable bit
-n = Value when device is unprogrammed
bit 7
bit 6
bit 5-4
bit 3
bit 2
bit 1
bit 0
MCLRE
R/P-1
U-0
—
MCLRE: MCLR Pin Enable bit
1 = MCLR pin enabled; RA3 input pin disabled
0 = RA3 input pin enabled; MCLR disabled
Unimplemented: Read as ‘0’
HFOFST: HFINTOSC Fast Start-up bit
1 = HFINTOSC starts clocking the CPU without waiting for the oscillator to stabilize.
0 = The system clock is held off until the HFINTOSC is stable.
Unimplemented: Read as ‘0’
Unimplemented: Read as ‘0’
XINST: Extended Instruction Set Enable bit
1 = Instruction set extension and Indexed Addressing mode enabled
0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
Unimplemented: Read as ‘0’
BBSIZ: Boot BLock Size Select bit
1 = 2 kW boot block size for PIC18F14K50/PIC18LF14K50 (1 kW boot block size for
0 = 1 kW boot block size for PIC18F14K50/PIC18LF14K50 (512 W boot block size for
LVP: Single-Supply ICSP™ Enable bit
1 = Single-Supply ICSP enabled
0 = Single-Supply ICSP disabled
Unimplemented: Read as ‘0’
STVREN: Stack Full/Underflow Reset Enable bit
1 = Stack full/underflow will cause Reset
0 = Stack full/underflow will not cause Reset
XINST
R/P-0
PIC18F13K50/PIC18LF13K50)
PIC18F13K50/PIC18LF13K50)
U-0
—
CONFIG3H: CONFIGURATION REGISTER 3 HIGH
CONFIG4L: CONFIGURATION REGISTER 4 LOW
P = Programmable bit
P = Programmable bit
U-0
U-0
—
—
PIC18F1XK50/PIC18LF1XK50
U-0
U-0
Preliminary
—
—
U = Unimplemented bit, read as ‘0’
x = Bit is unknown
U = Unimplemented bit, read as ‘0’
x = Bit is unknown
HFOFST
BBSIZ
R/P-1
R/P-0
R/P-1
LVP
U-0
—
U-0
U-0
—
—
DS41350C-page 291
STVREN
R/P-1
U-0
—
bit 0
bit 0