HD6437101 RENESAS [Renesas Technology Corp], HD6437101 Datasheet - Page 214

no-image

HD6437101

Manufacturer Part Number
HD6437101
Description
32-Bit RISC Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6437101A01FV
Manufacturer:
RENESAS
Quantity:
370
Part Number:
HD6437101A01FV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6437101A01FV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6437101A01FV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6437101A01FV
Quantity:
596
Part Number:
HD6437101A03FV
Manufacturer:
RENESAS
Quantity:
1 426
Part Number:
HD6437101A03FV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6437101A05FV
Quantity:
24 070
Part Number:
HD6437101A05FV
Manufacturer:
RENESAS
Quantity:
1 000
Section 8 Multifunction Timer Pulse Unit (MTU)
Phase Counting Mode Application Example: Figure 8.29 shows an example in which channel 1
is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase
encoder pulses in order to detect position or speed.
Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input
to TCLKA and TCLKB.
Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and
TGRC_0 are used for the compare match function and are set with the speed control period and
position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating
in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture
source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.
TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and
TGRC_0 compare matches are selected as the input capture source and store the up/down-counter
values for the control periods.
This procedure enables the accurate detection of position and speed.
Rev.1.00 Sep. 18, 2008 Page 180 of 522
REJ09B0069-0100
TCLKA
TCLKB
Figure 8.29 Phase Counting Mode Application Example
Edge
detection
circuit
TGRB_0 (pulse width capture)
TGRD_0 (buffer operation)
(position period capture)
(position control period)
(speed period capture)
(speed control period)
TGRA_1
TGRB_1
TGRA_0
TGRC_0
TCNT_1
TCNT_0
Channel 1
Channel 0
+
+
-
-

Related parts for HD6437101