AM29BDS320G SPANSION [SPANSION], AM29BDS320G Datasheet - Page 20

• Manufacturer Part Number: AM29BDS320G
• Description: 32 Megabit (2 M x 16-Bit), 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
• Manufacturer: SPANSION [SPANSION]

Common Flash Memory Interface (CFI)
18
tem must provide the proper signals to the control inputs to prevent unintentional
writes when V
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write
cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# = V
V
logical one.
Power-Up Write Inhibit
If WE# = CE# = RESET# = V
not accept commands on the rising edge of WE#. The internal state machine is
automatically reset to the read mode on power-up.
V
The device imposes no restrictions on V
quencing. Asserting RESET# to V
power sequence until the respective supplies reach their operating voltages. Once
V
to V
The Common Flash Interface (CFI) specification outlines device and host system
software interrogation handshake, which allows specific vendor-specified soft-
ware algorithms to be used for entire families of devices. Software support can
then be device-independent, JEDEC ID-independent, and forward- and back-
ward-compatible for the specified flash device families. Flash vendors can
standardize their existing interfaces for long-term compatibility.
This device enters the CFI Query mode when the system writes the CFI Query
command, 98h, to address 55h any time the device is ready to read array data.
The system can read CFI information at the addresses given in Tables 3-6. To ter-
minate reading CFI data, the system must write the reset command.
The system can also write the CFI query command when the device is in the au-
toselect mode. The device enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables 3-6. The system must write the reset
command to return the device to the reading array data.
For further information, please refer to the CFI Specification and CFI Publication
100, available via the web at the following URL: http://www.amd.com/flash/cfi.
Alternatively, contact a sales office or representative for copies of these
documents.
IH
CC
CC
. To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a
IH
and V
and V
is permitted.
IO
IO
attain their respective operating voltages, de-assertion of RESET#
CC
Power-up And Power-down Sequencing
is greater than V
IL
and OE# = V
Am29BDS320G
LKO
IL
P r e l i m i n a r y
.
is required during the entire V
CC
and V
IH
during power up, the device does
IO
power-up or power-down se-
IL
, CE# = V
IH
CC
or WE# =
and V
IO
27243B1 October 1, 2003