IA186EM-PQF100I-R INNOVASIC [InnovASIC, Inc], IA186EM-PQF100I-R Datasheet - Page 16

no-image

IA186EM-PQF100I-R

Manufacturer Part Number
IA186EM-PQF100I-R
Description
8/16-Bit Microcontrollers
Manufacturer
INNOVASIC [InnovASIC, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IA186EM-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
3 590
Part Number:
IA186EM-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
IA186EM/IA188EM
8/16-BIT Microcontrollers
MPCS (0a8h) - MCS and PCS Auxiliary Register.
This register controls more than one type of chip select, making it different from the other chip select
control registers. The MPCS register contains information for the following, mcs3_n - mcs0_n as well as
pcs6_n - pcs5_n and pcs3_n - pcs0_n.
The MPCS register also contains a bit that configures the pcs6_n - pcs5_n pins as either chip selects or as
alternate sources for the A2 and A1 address bits. Either address bits a1 & a2 or pcs6_n - pcs5_n are
selected to the exclusion of the other. When programmed for address bits, these outputs can be used to
provide latched address bits for a2 & a1
pcs6_n - pcs5_n are high and not active on processor reset. An access to the MPCS register causes the
pins to activate, when the pcs6_n - pcs5_n are configured as address pins. The pcs6_n - pcs5_n pins do
not require corresponding access to the PACS register to be activated.
The value of the MPCS register is undefined at reset.
DSA [15:0] (bits 15-0) – DMA Source Address Low bits are placed onto a15-a0 during the read phase
of a DMA transfer.
Reserved (bit 15) – Set to 1.
M [6:0] (bits14-8) MCS_n Block Size – These seven bits determine the total block size for the
MCS3_n - MCS0_n chip selects. The total block size is divided equally among the four chip selects.
The following table shows the relationship between M [6:0] and the size of the memory block.
EX (bit7) Pin Selector – This bit determines whether the pcs6_n - pcs5_n pins are configured as chip
selects or as alternate outputs for a2 & a1. When this bit is set to 1, pcs6_n - pcs5_n are configured
as peripheral chip select pins, whereas when set to 0, pcs6_n - pcs5_n become address bit a1 and
address bit a2 respectively.
15
1
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com
14
13
Total Block
128K
256K
512K
Size
16K
32K
64K
8K
12
M6-M0
11
Select Size
Individual
10
128K
16K
32K
64K
2K
4K
8K
9
As of Production Version -03
8
EX MS 1 1 1 R2
7
0000001b
0000010b
0000100b
0001000b
0010000b
0100000b
1000000b
M6 – M0
6
5 4 3
2
Data Sheet
R1-R0
1
0

Related parts for IA186EM-PQF100I-R