S9S12P96J0VFTR Freescale Semiconductor, S9S12P96J0VFTR Datasheet - Page 91

no-image

S9S12P96J0VFTR

Manufacturer Part Number
S9S12P96J0VFTR
Description
16-bit Microcontrollers - MCU 16 BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12P96J0VFTR

Rohs
yes
Core
S12
Processor Series
MC9S12P
Data Bus Width
16 bit
Maximum Clock Frequency
16 MHz
Program Memory Size
96 KB
Data Ram Size
6 KB
On-chip Adc
Yes
Operating Supply Voltage
3.15 V to 5.5 V
Operating Temperature Range
- 40 C to + 105 C
1. Read: Anytime
1. Read: Anytime
2.3.46
2.3.47
Freescale Semiconductor
Address 0x025E
Address 0x025F
Write: Anytime
Write: Anytime
Read: Anytime.
Field
7,5-0
PIEP
Field
7,5-0
PIFP
Reset
Reset
W
W
R
R
Port P interrupt enable—
This bit enables or disables on the edge sensitive pin interrupt on the associated pin.
1 Interrupt is enabled
0 Interrupt is disabled (interrupt flag masked)
Port P interrupt flag—
The flag bit is set after an active edge was applied to the associated input pin. This can be a rising or a falling edge
based on the state of the polarity select register.
Writing a logic “1” to the corresponding bit field clears the flag.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set)
0 No active edge occurred
PIEP7
PIFP7
Port P Interrupt Enable Register (PIEP)
Port P Interrupt Flag Register (PIFP)
0
0
7
7
0
0
0
0
6
6
Figure 2-44. Port P Interrupt Enable Register (PIEP)
Figure 2-45. Port P Interrupt Flag Register (PIFP)
Table 2-41. PIEP Register Field Descriptions
Table 2-42. PIFP Register Field Descriptions
S12P-Family Reference Manual, Rev. 1.13
PIEP5
PIFP5
5
0
5
0
PIEP4
PIFP4
0
0
4
4
Description
Description
PIEP3
PIFP3
0
0
3
3
PIEP2
PIFP2
0
0
2
2
Port Integration Module (S12PPIMV1)
Access: User read/write
Access: User read/write
PIEP1
PIFP1
0
0
1
1
PIEP0
PIFP0
0
0
0
0
91
(1)
(1)

Related parts for S9S12P96J0VFTR