LPC1114FHN33/302 NXP Semiconductors, LPC1114FHN33/302 Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC1114FHN33/302
Manufacturer Part Number
LPC1114FHN33/302
Description
ARM Microcontrollers - MCU 32b 32K Flash 42I/O
Manufacturer
NXP Semiconductors
Datasheet
1.LPC1114FN2810212.pdf
(114 pages)
Specifications of LPC1114FHN33/302
Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1114
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
32 KB
Data Ram Size
8 KB
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Interface Type
I2C, SPI, SSP, UART
Maximum Operating Temperature
+ 85 C
Number Of Programmable I/os
42
Number Of Timers
4
Program Memory Type
Flash
Factory Pack Quantity
260
Tradename
LPC1100L
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1114FHN33/302
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1114FHN33/302:5
Manufacturer:
Intersil
Quantity:
419
Part Number:
LPC1114FHN33/302:5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 10.
[1]
[2]
[3]
[4]
[5]
[6]
LPC111X
Product data sheet
Symbol
XTALIN
XTALOUT
V
SS
Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V
IA = inactive, no pull-up/down enabled.
See
reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down
mode.
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see
I
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.
When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see
When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded
(grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.
2
C-bus pads compliant with the I
Figure 48
LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 package)
for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to
Pin
6
7
5; 41
[6]
[6]
Start
logic
input
-
-
-
2
C-bus specification for I
Type
I
O
I
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 20 February 2013
Reset
state
[1]
-
-
-
2
C standard mode and I
Description
Input to the oscillator circuit and internal clock generator circuits.
Input voltage must not exceed 1.8 V.
Output from the oscillator amplifier.
Ground.
LPC1110/11/12/13/14/15
2
C Fast-mode Plus.
32-bit ARM Cortex-M0 microcontroller
…continued
Figure
DD
© NXP B.V. 2013. All rights reserved.
47).
level (V
DD
Figure
= 3.3 V));
37 of 114
47).