AT45DB161D-SU Atmel, AT45DB161D-SU Datasheet - Page 5

• Manufacturer Part Number: AT45DB161D-SU
• Description: IC FLASH 16MBIT 66MHZ 8SOIC
• Manufacturer: Atmel

Specifications of AT45DB161D-SU

• Format - Memory: FLASH
• Memory Type: DataFLASH
• Memory Size: 16M (4096 pages x 528 bytes)
• Speed: 66MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Architecture: Sectored
• Interface Type: SPI
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Maximum Operating Current: 15 mA
• Mounting Style: SMD/SMT
• Organization: 128 KB x 16
• Current, Input, Leakage: 1 μA
• Current, Operating: 11 mA (Read), 12 mA (Program/Erase)
• Current, Output, Leakage: 1
• Data Retention: 20 yrs.
• Density: 16M
• Package Type: EIAJ SOIC
• Temperature, Operating: -40 to +85 °C
• Time, Access: 6 ns
• Time, Address Hold: 5
• Time, Address Setup: 5
• Time, Fall: 6.8 ns
• Time, Rise: 6.8 ns
• Voltage, Input, High: 1.89 to 2.52 V
• Voltage, Input, Low: 0.81 to 1.08 V
• Voltage, Output, High: 2.5 V
• Voltage, Output, Low: 0.4 V
• Voltage, Supply: 2.7 to 3.6 V
• Memory Configuration: 4096 Pages X 528 Bytes
• Clock Frequency: 66MHz
• Supply Voltage Range: 2.5V To 3.6V, 2.7V To 3.6V
• Rohs Compliant: Yes
• Access Time (max): 6ns
• Boot Type: Not Required
• Address Bus: 1b
• Operating Supply Voltage (typ): 3/3.3V
• Operating Temp Range: -40C to 85C
• Program/erase Volt (typ): 2.7 to 3.6V
• Sync/async: Synchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Supply Current: 15mA
• Mounting: Surface Mount
• Pin Count: 8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

3500N–DFLASH–05/10
5.
6.
6.1
Device Operation
The device operation is controlled by instructions from the host processor. The list of instructions and their
associated opcodes are contained in
starts with the falling edge of CS followed by the appropriate 8-bit opcode and the desired buffer or main memory
address location. While the CS pin is low, toggling the SCK pin controls the loading of the opcode and the desired
buffer or main memory address location through the SI (serial input) pin. All instructions, addresses, and data are
transferred with the most significant bit (MSB) first.
Buffer addressing for standard Atmel
terminology BFA9 - BFA0 to denote the 10 address bits required to designate a byte address within a buffer. Main
memory addressing is referenced using the terminology PA11 - PA0 and BA9 - BA0, where PA11 - PA0 denotes
the 12 address bits required to designate a page address and BA9 - BA0 denotes the 10 address bits required to
designate a byte address within the page.
For “Power of 2” binary page size (512-bytes) the Buffer addressing is referenced in the datasheet using the
conventional terminology BFA8 - BFA0 to denote the nine address bits required to designate a byte address within
a buffer. Main memory addressing is referenced using the terminology A20 - A0, where A20 - A9 denotes the 12
address bits required to designate a page address and A8 - A0 denotes the nine address bits required to designate
a byte address within a page.
Read Commands
By specifying the appropriate opcode, data can be read from the main memory or from either one of the two SRAM
data buffers. The Atmel DataFlash supports Atmel RapidS
“Detailed Bit-level Read Timing” diagrams in this datasheet for details on the clock cycle sequences for each
mode.
Continuous Array Read (Legacy Command: E8H): Up to 66MHz
By supplying an initial starting address for the main memory array, the Continuous Array Read command can be
utilized to sequentially read a continuous stream of data from the device by simply providing a clock signal; no
additional addressing information or control signals need to be provided. The DataFlash incorporates an internal
address counter that will automatically increment on every clock cycle, allowing one continuous read operation
without the need of additional address sequences. To perform a continuous read from the standard DataFlash
page size (528-bytes), an opcode of E8H must be clocked into the device followed by three address bytes (which
comprise the 24-bit page and byte address sequence) and four don’t care bytes. The first 12 bits (PA11 - PA0) of
the 22-bit address sequence specify which page of the main memory array to read, and the last 10 bits (BA9 -
read from the binary page size (512-bytes), the opcode (E8H) must be clocked into the device followed by three
address bytes and four don’t care bytes. The first 12 bits (A20 - A9) of the 21-bits sequence specify which page of
the main memory array to read, and the last nine bits (A8 - A0) of the 21-bits address sequence specify the starting
byte address within the page. The don’t care bytes that follow the address bytes are needed to initialize the read
operation. Following the don’t care bytes, additional clock pulses on the SCK pin will result in data being output on
the SO (serial output) pin.
The CS pin must remain low during the loading of the opcode, the address bytes, the don’t care bytes, and the
reading of data. When the end of a page in main memory is reached during a Continuous Array Read, the device
will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover
(the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory
array has been read, the device will continue reading back at the beginning of the first page of memory. As with
crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the
beginning of the array.
BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a continuous
®
Table 15-1 on page 27
DataFlash page size (528-bytes) is referenced in the datasheet using the
™
protocols for Mode 0 and Mode 3. Please refer to the
through
Table 15-7 on page
Atmel AT45DB161D
30. A valid instruction
5