TMP86C909XB Toshiba, TMP86C909XB Datasheet - Page 120

no-image

TMP86C909XB

Manufacturer Part Number
TMP86C909XB
Description
EMULATION CHIP FOR TMP86F SDIP
Manufacturer
Toshiba
Datasheet

Specifications of TMP86C909XB

Accessory Type
Adapter
For Use With/related Products
TMP86F SDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
10.9 Status Flag
10.9.1 Parity Error
10.9.2 Framing Error
10.9.3 Overrun Error
RXD pin
UARTSR<FERR>
INTRXD interrupt
UARTSR<PERR> is set to “1”. The UARTSR<PERR> is cleared to “0” when the RDBUF is read after read-
ing the UARTSR.
The UARTSR<FERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.
Shift register
UARTSR<OERR> is set to “1”. In this case, the receive data is discarded; data in RDBUF are not affected.
The UARTSR<OERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.
Shift register
RXD pin
UARTSR<PERR>
INTRXD interrupt
When parity determined using the receive data bits differs from the received parity bit, the parity error flag
When “0” is sampled as the stop bit in the receive data, framing error flag UARTSR<FERR> is set to “1”.
When all bits in the next data are received while unread data are still in RDBUF, overrun error flag
Figure 10-6 Generation of Framing Error
Figure 10-5 Generation of Parity Error
xxxx0 **
xxx0 **
Final bit
Parity
Page 109
pxxxx0
xxxx0
Stop
*
*
Stop
1pxxxx0
0xxxx0
After reading UARTSR then
RDBUF clears FERR.
After reading UARTSR then
RDBUF clears PERR.
TMP86F409NG

Related parts for TMP86C909XB