MPC8544DS Freescale Semiconductor, MPC8544DS Datasheet - Page 28
![BOARD DEVELOPMENT SYSTEM 8544](/photos/37/58/375876/mpc8544e_sml.jpg)
MPC8544DS
Manufacturer Part Number
MPC8544DS
Description
BOARD DEVELOPMENT SYSTEM 8544
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets
1.MPC8544VTALF.pdf
(117 pages)
2.MPC8544VTALF.pdf
(2 pages)
3.MPC8544VTALF.pdf
(1340 pages)
4.MPC8544DS.pdf
(2 pages)
Specifications of MPC8544DS
Contents
Board
Processor To Be Evaluated
MPC8544E
Data Bus Width
32 bit
Interface Type
Ethernet, I2C
Operating Supply Voltage
- 0.3 V to + 1.1 V
Leaded Process Compatible
Yes
Peak Reflow Compatible (260 C)
Yes
Rohs Compliant
Yes
For Use With/related Products
MPC8544
For Use With
PPC8544EVTANG - EVAL MPC8544 783FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Enhanced Three-Speed Ethernet (eTSEC), MII Management
8.4
This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver
characteristics are measured at the transmitter outputs (SD2_TX[n] and SD2_TX[n]) or at the receiver
inputs (SD2_RX[n] and SD2_RX[n]) as depicted in
8.4.1
Table 26
28
At recommended operating conditions with XVDD_SRDS2 = 1.0 V ± 5%.
Input differential voltage
Loss of signal threshold
Input AC common mode voltage
Receiver differential input impedance
Receiver common mode input impedance
Common mode input voltage
Notes:
1. Input must be externally AC-coupled.
2. V
3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to
4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.
5. V
6. On-chip termination to SGND_SRDS2 (xcorevss).
Deterministic jitter
Total jitter
Unit interval
V
V
Notes;
1. Source synchronous clock is not supported.
2. Each UI value is 800 ps ± 100 ppm.
OD
OD
Section 17.4.3, “Differential Receiver (RX) Input Specifications,”
RX_DIFFp-p
CM_ACp-p
fall time (80%–20%)
rise time (20%–80%)
provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.
SGMII AC Timing Specifications
is also referred to as peak-to-peak AC common mode voltage.
SGMII Transmit AC Timing Specifications
is also referred to as peak-to-peak input differential voltage
Parameter
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Parameter
Table 25. DC Receiver Electrical Characteristics (continued)
Table 26. SGMII Transmit AC Timing Specifications
LSTS = 0
LSTS = 1
LSTS = 0
LSTS = 1
Symbol
t
t
J
rise
J
U
fall
D
T
I
V
V
Symbol
Zrx_diff
Zrx_cm
cm_acpp
rx_diffpp
Vcm
Vl
os
Figure
799.92
Min
for further explanation.
50
50
—
—
xcorevss
Min
100
175
10, respectively.
30
65
80
20
—
Typ
800
—
—
—
—
Typ
—
—
—
—
—
—
—
—
xcorevss
800.08
Max
0.17
0.35
120
120
1200
Max
100
175
100
120
35
Freescale Semiconductor
UI p-p
UI p-p
Unit
Unit
mV
mV
mV
ps
ps
ps
Ω
Ω
V
Notes
Notes
2, 4
3, 4
—
—
—
—
—
—
5.
6
2