HD6473228F10V Renesas Electronics America, HD6473228F10V Datasheet - Page 179

• Manufacturer Part Number: HD6473228F10V
• Description: MCU 5V 32K,PB-FREE 64-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/325r

Specifications of HD6473228F10V

• Core Processor: H8/300
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: SCI, UART/USART
• Number Of I /o: 53
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: OTP
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 64-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Peripherals: -

9.2.2 Receive Data Register (RDR) – H’FFDD
Bit
Initial value
Read/Write
The RDR stores received data. As each character is received, it is transferred from the RSR to the
RDR, enabling the RSR to receive the next character. This double-buffering allows the SCI to
receive data continuously.
The CPU can read but not write the RDR. The RDR is initialized to H’00 at a reset and in the
standby modes.
9.2.3 Transmit Shift Register (TSR)
Bit
Read/Write
The TSR holds the character currently being transmitted. When transmission of this character is
completed, the next character is moved from the transmit data register (TDR) to the TSR and
transmission of that character begins. If the CPU has not written the next character in the TDR, no
data are transmitted.
The CPU cannot read or write the TSR directly.
9.2.4 Transmit Data Register (TDR) – H’FFDB
Bit
Initial value
Read/Write
The TDR is an 8-bit readable/writable register that holds the next character to be transmitted.
When the TSR becomes empty, the character written in the TDR is transferred to the TSR.
Continuous data transmission is possible by writing the next byte in the TDR while the current byte
is being transmitted from the TSR.
The TDR is initialized to H’FF at a reset and in the standby modes.
R/W
—
R
7
0
7
7
1
R/W
—
R
6
0
6
6
1
R/W
—
R
5
0
5
5
1
172
R/W
—
R
4
0
4
4
1
R/W
—
R
3
0
3
3
1
R/W
—
R
2
0
2
2
1
R/W
—
R
1
0
1
1
1
R/W
—
R
0
0
0
0
1