UPD78F0550MA-FAA-AX Renesas Electronics America, UPD78F0550MA-FAA-AX Datasheet - Page 261

• Manufacturer Part Number: UPD78F0550MA-FAA-AX
• Description: MCU 8BIT 16-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2-Lr

Specifications of UPD78F0550MA-FAA-AX

• Package / Case: *
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 10MHz
• Number Of I /o: 12
• Core Processor: 78K/0
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Program Memory Size: 4KB (4K x 8)
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Peripherals: LVD, POR, PWM, WDT
• Connectivity: I²C, LIN, UART/USART
• Core Size: 8-Bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

6.4.6 PPG output operation
(Programmable Pulse Generator) signal during a cycle set by CR000 when bits 3 and 2 (TMC003 and TMC002) of 16-
bit timer mode control register 00 (TMC00) are set to 11 (clear & start upon a match between TM00 and CR000).
A square wave having a pulse width set in advance by CR010 is output from the TO00 pin as a PPG
The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.
Caution To change the duty factor (value of CR010) during operation, refer to 6.5.1 Rewriting CR010
Remarks 1. For the setting of I/O pins, refer to 6.3 (5) Port mode register 0 (PM0).
Pulse cycle = (Set value of CR000 + 1)
Duty = (Set value of CR010 + 1) / (Set value of CR000 + 1)
Count clock
during TM00 operation.
2. For how to enable the INTTM000 signal interrupt, refer to CHAPTER 17 INTERRUPT FUNCTIONS.
TMC003, TMC002
Operable bits
Figure 6-40. Block Diagram of PPG Output Operation
CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
Preliminary User’s Manual U19111EJ2V1UD
Compare register
Timer counter
Count clock cycle
Match signal
(CR010)
(TM00)
Compare register
Clear
(CR000)
Match signal
controller
Output
TO00 output
Interrupt signal
(INTTM000)
Interrupt signal
(INTTM010)
TO00 pin
261