LFXP2-8E-5QN208C | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5QN208C |
| Description | IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 |
| Manufacturer | LATTICE SEMICONDUCTOR |
| Series | LatticeXP2 |
| LFXP2-8E-5QN208C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5QN208C | |||
|---|---|---|---|
| No. Of Logic Blocks | 8000 | No. Of Macrocells | 4000 |
| Family Type | LatticeXP2 | No. Of Speed Grades | 5 |
| No. Of I/o's | 146 | Clock Management | PLL |
| Total Ram Bits | 221Kbit | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port
consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V
operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards. For more information, please see TN1141, LatticeXP2
sysCONFIG Usage Guide.
flexiFLASH Device Configuration
The LatticeXP2 devices combine Flash and SRAM on a single chip to provide users with flexibility in device pro-
gramming and configuration. Figure 2-33 provides an overview of the arrangement of Flash and SRAM configura-
tion cells within the device. The remainder of this section provides an overview of these capabilities. See TN1141,
LatticeXP2 sysCONFIG Usage Guide, for a more detailed description.
Figure 2-33. Overview of Flash and SRAM Configuration Cells Within LatticeXP2 Devices
At power-up, or on user command, data is transferred from the on-chip Flash memory to the SRAM configuration
cells that control the operation of the device. This is done with massively parallel buses enabling the parts to oper-
ate within microseconds of the power supplies reaching valid levels; this capability is referred to as Instant-On.
The on-chip Flash enables a single-chip solution eliminating the need for external boot memory. This Flash can be
programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be
infinitely reconfigured through the JTAG and Master SPI ports. The JTAG port is IEEE 1149.1 and IEEE 1532 com-
pliant.
As described in the EBR section of the data sheet, the FlashBAK capability of the parts enables the contents of the
EBR blocks to be written back into the Flash storage area without erasing or reprogramming other aspects of the
device configuration. Serial TAG memory is also available to allow the storage of small amounts of data such as
calibration coefficients and error codes.
For applications where security is important, the lack of an external bitstream provides a solution that is inherently
more secure than SRAM only FPGAs. This is further enhanced by device locking. The device can be in one of three
modes:
EBR Blocks
SRAM
Configuration
Bits
EBR Blocks
Decryption
and Device
Lock
2-38
Architecture
LatticeXP2 Family Data Sheet
Massively Parallel
Data Transfer
Instant-ON
Flash for
Single-Chip
Solution
FlashBAK
for EBR
Storage
Device Lock
for Design
TAG
Security
Memory
SPI and JTAG
and can
CCJ
Related parts for LFXP2-8E-5QN208C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
IC, LATTICEXP2 FPGA, 435MHZ, TQFP-144 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
MCU, MPU & DSP Development Tools LatticeXP2 Brevia Dev kit | Lattice |
|
|
|
ISPLSI2032-80LT44Lattice Semiconductor [In-System Programmable High Density PLD] | Lattice Semiconductor Corp. |
|
|
|
IC PROGRAMMED LATTICE GAL 16V8 | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|
|
|
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO | Lattice Semiconductor Corp. |
|

