DS33Z11 Maxim Integrated Products, DS33Z11 Datasheet - Page 35

no-image

DS33Z11

Manufacturer Part Number
DS33Z11
Description
Network Controller & Processor ICs Ethernet Mapper Ethe rnet-Serial TDM Ethe
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS33Z11

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
15
Part Number:
DS33Z11
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS33Z11+
Manufacturer:
Maxim
Quantity:
20
Part Number:
DS33Z11+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11+UNUSED
Manufacturer:
Maxim Integrated
Quantity:
10 000
DS33Z11 Ethernet Mapper
8.5 Initialization and Configuration
EXAMPLE DEVICE INITIALIZATION SEQUENCE:
STEP 1: Apply 3.3V supplies, then apply 1.8V supplies.
STEP 2: Reset the device by pulling the RST pin low or by using the software reset bits outlined in Section 8.4.
Clear all reset bits. Allow 5 milliseconds for the reset recovery.
STEP 3: Check the Device ID in the
GL.IDRL
and
GL.IDRH
registers.
STEP 4: Configure the system clocks. Allow the clock system to properly adjust.
STEP 5: Initialize the entire remainder of the register space with 00h (or otherwise if specifically noted in the
register’s definition), including the reserved bits and reserved register locations.
STEP 6: Write FFFFFFFFh to the MAC indirect addresses 010Ch through 010Fh.
STEP 7: Setup connection in the GL.CON1 register.
STEP 8: Configure the Serial Port register space as needed.
STEP 9: Configure the Ethernet Port register space as needed.
STEP 10: Configure the Ethernet MAC indirect registers as needed.
STEP 11: Configure the external Ethernet PHY through the MDIO interface.
STEP 12: Clear all counters and latched status bits.
STEP 13: Set the queue size in the Arbiter and reset the queue pointers for the Ethernet and Serial interfaces.
STEP 14: Enable Interrupts as needed.
STEP 15: Begin handling interrupts and latched status events.
8.6 Global Resources
In order to maintain software compatibility with the multiport devices in the product family, a set of Global registers
are located at 0F0h-0FFh. The global registers include Global resets, global interrupt status, interrupt masking,
clock configuration, and the Device ID registers. See the Global Register Definitions in
Table
9-2.
8.7 Per-Port Resources
Multi-port devices in this product family share a common set of global registers, BERT, and Arbiter. All other
resources are per-port.
35 of 172

Related parts for DS33Z11