DS33Z11 Maxim Integrated Products, DS33Z11 Datasheet - Page 54

no-image

DS33Z11

Manufacturer Part Number
DS33Z11
Description
Network Controller & Processor ICs Ethernet Mapper Ethe rnet-Serial TDM Ethe
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS33Z11

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
15
Part Number:
DS33Z11
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS33Z11+
Manufacturer:
Maxim
Quantity:
20
Part Number:
DS33Z11+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33Z11+UNUSED
Manufacturer:
Maxim Integrated
Quantity:
10 000
DS33Z11 Ethernet Mapper
synchronous mode, scrambling is performed 8 bits at a time. Packet scrambling is programmable. Note in
Hardware Mode, the scrambling is controlled by A1/SD.
Once all packet processing has been completed serial data stream is passed on to the Transmit Serial Interface.
8.17 Receive Packet Processor
The Receive Packet Processor accepts data from the Receive Serial Interface performs packet descrambling,
packet delineation, inter-frame fill filtering, packet abort detection, destuffing, packet size checking, FCS error
monitoring, FCS byte extraction, and bit reordering. The data coming from the Receive Serial Interface is a serial
data stream. Packet processing can be disabled (clear channel enable). Disabling packet processing disables
packet delineation, inter-frame fill filtering, packet abort detection, destuffing, packet size checking, FCS error
monitoring, and FCS byte extraction. Only packet descrambling and bit reordering are not disabled.
43
The packet descrambler is a self-synchronous x
+ 1 descrambler that descrambles the entire packet data
stream. Packet descrambling is programmable. The descrambler runs continuously, and is never reset. The
descrambling is performed one bit at a time. Packet descrambling is programmable. If packet processing is
disabled, the serial data stream is demultiplexed in to an 8-bit data stream before being passed on. Note in
Hardware Mode, the scrambling is controlled by A1/SD.
If packet processing is disabled, a packet boundary is arbitrarily chosen and the data is divided into "packets" of
programmable size (dependent on maximum packet size setting). These packets are then passed on to bit
reordering with packet start and packet end indications. Data then bypasses packet delineation, inter-frame fill
filtering, packet abort detection, destuffing, packet size checking, FCS error monitoring, and FCS byte extraction.
Packet delineation determines the packet boundary by identifying a packet start or end flag. Each time slot is
checked for a flag sequence (7Eh). Once a flag is found, it is identified as a start/end flag and the packet
boundary is set. The flag check is performed one bit at a time. If packet processing is disabled, packet delineation
is not performed.
Inter-frame fill filtering removes the inter-frame fill between packets. When a packet end flag is detected, all data
is discarded until a packet start flag is detected. The inter-frame fill can be flags or all '1's. The number of '1's
between flags does not need to be an integer number of bytes, and if at least 7 '1's are detected in the first 16 bits
after a flag, all data after the flag is discarded until a start flag is detected. There may be only one flag between
packets. When the inter-frame fill is flags, the flags may have a shared zero (011111101111110). If there is less
than 16 bits between two flags, the data is discarded. If packet processing is disabled, inter-frame fill filtering is
not performed.
Packet abort detection searches for a packet abort sequence. Between a packet start flag and a packet end flag,
if an abort sequence is detected, the packet is marked with an abort indication, the aborted packet count is
incremented, and all subsequent data is discarded until a packet start flag is detected. The abort sequence is
seven consecutive ones. If packet processing is disabled, packet abort detection is not performed.
Destuffing removes the extra data inserted to prevent data from mimicking a flag or an abort sequence. A start
flag is detected, a packet start is set, the flag is discarded, destuffing is performed until an end flag is detected, a
packet end is set, and the flag is discarded. In bit synchronous mode, bit destuffing is performed. Bit destuffing
consists of discarding any '0' that directly follows five contiguous '1's. After destuffing is completed, the serial bit
stream is demultiplexed into an 8-bit parallel data stream and passed on with packet start, packet end, and
packet abort indications. If there is less than eight bits in the last byte, an invalid packet flag is raised, the packet
is tagged with an abort indication, and the packet size violation count is incremented. If packet processing is
disabled, destuffing is not performed.
Packet size checking checks each packet for a programmable maximum and programmable minimum size. As
the packet data comes in, the total number of bytes is counted. If the packet length is below the minimum size
limit, the packet is marked with an aborted indication, and the packet size violation count is incremented. If the
packet length is above the maximum size limit, the packet is marked with an aborted indication, the packet size
violation count is incremented, and all packet data is discarded until a packet start is received. The minimum and
maximum lengths include the FCS bytes, and are determined after destuffing has occurred. If packet processing
is disabled, packet size checking is not performed.
54 of 172

Related parts for DS33Z11