STM32F100RET6B STMicroelectronics, STM32F100RET6B Datasheet - Page 11

• Manufacturer Part Number: STM32F100RET6B
• Description: 16/32-BITS MICROS
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32F100RET6B

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 24MHz
• Connectivity: I²C, IrDA, LIN, SPI, UART/USART
• Peripherals: DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
• Number Of I /o: 51
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

STM32F100xC, STM32F100xD, STM32F100xE
Figure 1.
1. AF = alternate function on I/O port pin.
2. T
4 channels, 3 compl. channels,
ETR and BKIN as AF
1 channel, 1 compl. channel
and BKIN as AF
2 channels, 1 compl. channel
and BKIN as AF
1 channel, 1 compl. channel
and BKIN as AF
MOSI, MISO, SCK, NSS
as AF
A
RX, TX, CTS, RTS, CK
as AF
= –40 °C to +85 °C (junction temperature up to 105 °C) or T
16 ADC channels
JTCK/SWCLK
JTMS/SWDIO
TRACED[0:3]
NBL[1:0]
TRACECLK
(ADC_INx)
NE[3:0]
A[25:0]
D[15:0]
NWAIT
NADV
as AF
NWE
NJTRST
NOE
PF[15:0]
PG[15:0]
CLK
PA[15:0]
PB[15:0]
PC[15:0]
PD[15:0]
PE[15:0]
V
V
as AF
80 AF
STM32F100xx value line block diagram
as AF
JTDO
REF+
REF–
JTDI
Cortex-M3 CPU
F
Temp sensor
12-bit ADC1
max
@VDDA
JTAG & SW
GPIO port A
GPIO port B
GPIO port C
GPIO port D
GPIO port E
GPIO port F
GPIO port G
USART1
: 24 MHz
EXT.I T
WKUP
NVIC
TIM16
TIM17
TIM15
SPI1
TIM1
12 channels
GP DMA
FSMC
IF
System
Dbus
pbus
Ibus
AHB2
APB 2
Trace
controller
Doc ID 15081 Rev 5
AHB2
APB1
SRAM
32 KB
Flash 512 KB
Reset &
control
clock
32 bit
WWDG
A
TIM6
TIM7
= –40 °C to +105 °C (junction temperature up to 125 °C).
PCLK1
PCLK2
HCLK
FCLK
PLL
@VDDA
RC LS
RC HS
Reset
POR
Int
V
DD18
@VDDA
Backup interface
IF
RTC
AWU
@VDD33
USART2
USART3
HDMI CEC
Standby
interface
supervision
POR / PDR
IWDG
Voltage reg.
3.3 V to 1.8 V
12-bit DAC1
UART4
UART5
12-bit DAC2
XTAL 32 kHz
TIM13
TIM14
SPI3
TIM2
TIM3
TIM4
TIM5
TIM12
Supply
SPI2
I2C1
I2C2
PVD
Power
XTAL OSC
4-24 MHz
@VDDA
Backup
register
@V
@VDD
BAT
V
OSC_IN
OSC_OUT
OSC32_IN
NRST
OSC32_OUT
V
V
VDDA
VSSA
DAC1_OUT as AF
SCL, SDA, SMBA as AF
SCL, SDA, SMBA as AF
DAC2 _OUT as AF
BA T
RX,TX, CTS, RTS,
CK as AF
RX,TX, CTS, RTS,
CK as AF
RX,TX, CTS, R
CK as AF
RX,TX, CTS, RTS,
CK as AF
MOSI, MISO,
SCK, NSS as AF
HDMI CEC as AF
TAM PER-RTC
(ALARM OUT)
4 channels
as AF
4 channels
as AF
4 channels
as AF
4 channels
as AF
MOSI, MISO,
SCK, NSS as AF
SS
DD
2 channels
as AF
1 channel
as AF
1 channel
as AF
= 2.0 V to 3.6 V
= 1.8 V to 3.6 V
.
Description
ai17515b
11/97