SAA7154E/V2/G,518 NXP Semiconductors, SAA7154E/V2/G,518 Datasheet - Page 42

• Manufacturer Part Number: SAA7154E/V2/G,518
• Manufacturer: NXP Semiconductors

Specifications of SAA7154E/V2/G,518

• Adc/dac Resolution: 10b
• Screening Level: Commercial
• Package Type: LBGA
• Pin Count: 156
• Lead Free Status / RoHS Status: Compliant

NXP Semiconductors
SAA7154E_SAA7154H_2
Product data sheet
7.14.5.2 Digital OSD
Table 13.
[1]
It is possible to insert OSD-information into the I-port video signal. This can be done with
an external OSD controller, which is connected to the IPORT clock (ICLK), the I-port sync
signals (IGPH and IGPV) and the OSD control pins (OSD[3:0]).
Table 14.
[1]
Pin
IPD7 to
IPD0
HPD7 to
HPD0
IXD7 to
IXD0
ICLK
IDQ
IGPH
IGPV
IGP1
IGP0
ITRDY
ITRI
Symbol
OSD_FSW
OSD3 to
OSD1
See
See
Table
Table
I/O
O
I/O
O
I/O
O
O
O
O
O
I
I
[1]
Signals dedicated to the image port
Digital OSD
4.
4.
I/O
I
I
[1]
[1]
Description
I-port data: serial 8-bit YUV 4 : 2 : 2 or luminance (Y)
component or green (G) component
H-port data: used in output mode with the I-port, this is
the 16-bit extension for digital output (chrominance
component (serial UV) or the U or blue (B) component in
4 : 4 : 4 output mode); the output configuration, defined
by FSI and SWAPO, controls the output enable
extended I-port data: used in output mode with the I-port,
this is the 24-bit extension of the digital output (the V or
red (R) component in 4 : 4 : 4 output mode), output only
continuous reference clock at I-port, can be input or
output, as output decoder LLC, 2nd PLL clock or XCLK
from X-port
data valid flag at image port, qualifier, with programmable
polarity; secondary function: gated clock
horizontal reference output signal, copy of the H-gate
signal of the scaler, with programmable polarity;
alternative function: HRESET pulse
vertical reference output signal, copy of the V-gate signal
of the scaler, with programmable polarity; alternative
function: VRESET pulse
general purpose output signal for I-port
general purpose output signal for I-port
target ready input signals
port control, switches I-port into 3-state
Description
digital OSD on/off
digital OSD selection of OSD bank
Rev. 02 — 6 December 2007
SAA7154E; SAA7154H
Multistandard video decoder with comb filter
Control through
ICODE, ISWP[1:0]
and IPE[1:0]
FSI[2:0], ICKS[1:0],
IPE[1:0] and
SWAPO
FSI[2:0], ICKS[1:0],
IPE[1:0] and
SWAPO
ICKS[1:0] and
IPE[1:0]
ICKS2, IDQP and
IPE[1:0]
IDH[1:0], IRHP and
IPE[1:0]
IDV[1:0], IRVP and
IPE[1:0]
IDG1[2], IDG1[1:0],
IG1P and IPE[1:0]
IDG0[2], IDG0[1:0],
IG0P and IPE[1:0]
-
IPE[1:0]
Control through
OSD_LUT and
OSD_CONTROL
OSD_LUT and
OSD_CONTROL
© NXP B.V. 2007. All rights reserved.
42 of 90