ISL22317UFRTZ Intersil, ISL22317UFRTZ Datasheet

IC POT DGTL 128TP LN LP 10-TDFN

ISL22317UFRTZ

Manufacturer Part Number
ISL22317UFRTZ
Description
IC POT DGTL 128TP LN LP 10-TDFN
Manufacturer
Intersil
Series
XDCP™r
Datasheet

Specifications of ISL22317UFRTZ

Taps
128
Resistance (ohms)
50K
Number Of Circuits
1
Memory Type
Non-Volatile
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
10-TDFN Exposed Pad
Resistance In Ohms
50K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Temperature Coefficient
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL22317UFRTZ-TK
Manufacturer:
Intersil
Quantity:
50
Company:
Part Number:
ISL22317UFRTZ-TK
Quantity:
473
Company:
Part Number:
ISL22317UFRTZ-TK
Quantity:
473
Low Noise, Low Power, I
The digitally controlled potentiometer is implemented with a
combination of resistor elements and CMOS switches. The
position of the wiper is controlled by the user through the I
bus interface. The potentiometer has an associated volatile
Wiper Register (WR) and a non-volatile Initial Value Register
(IVR) that can be directly written to and read by the user. The
contents of the WR control the position of the wiper. At
power up, the device recalls the contents of the DCP’s IVR
to the WR.
The highly precise ISL22317 features a low end-to-end
temperature coefficient of TC_Ref ±10ppm/°C and precise
resistance selection. It maintains less than ±1% typical
variance from the ideal resistance at each wiper position
providing 99% accuracy of selected resistance value. This
highly accurate DCP eliminates the need for complex
algorithms to guarantee precision. The ISL22317 allows the
user to dial in an accurate resistance and the EEPROM
memory stores the set value for life, or until changed by the
user.
An external 0.5% or better reference resistor must be
attached to the ISL22317. The ISL22317 will mirror both the
precise resistance and temperature coefficient of the
external resistor.
The DCP can be used as a three-terminal potentiometer or
as a two-terminal variable resistor in a wide variety of
applications including control, parameter adjustments, and
signal processing.
Pinout
REF_A
REF_B
SDA
SCL
A1
1
2
3
4
5
(10 LD TDFN)
TOP VIEW
ISL22317
®
1
2
C
Data Sheet
10
9
8
7
6
Bus, 128 Taps
Precision Single Digitally Controlled Potentiometer (XDCP™)
VCC
RH
RW
RL
GND
1-888-INTERSIL or 1-888-468-3774
I
2
C Bus™ is a trademark owned by NXP Semiconductors Netherlands, B.V. Copyright Intersil Americas Inc. 2009, 2010.
2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
C
All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
Features
• Precision Digitally Controlled Potentiometer
• Integrated Digitally Controlled Potentiometer
• Single 2.7V to 5.5V Supply
• High Reliability
• 3mmx3mm Thin DFN Package – 0.75mm Max Thickness,
• Pb-Free (RoHS Compliant)
Applications
• Setting Precise Current Values for DC Margining and
• Replaces Complex Compensation Circuitry That Stores
• Setting Precise Resistance Values for Test and
• Adjust Specific Resistances in Analog Circuits
• Precise Calibration and Fine Tune-Up
|
- 99% Typical Accuracy Of Resistance Over Operational
- Zero-Compensated Wiper Resistance
- 128-Tap Positions
- I
- Pin Selectable Slave Address
- 10kΩ, 50kΩ and 100kΩTotal Resistance
- Monotonic Over-Temperature
- Non-Volatile EEPROM Storage of Wiper Position
- 0 to VCC Terminal Voltage
- 50 Years Retention @ ≤ +55°C
- 15 Years Retention @ +125°C
- 1,000,000 Cycles Endurance
0.65mm Pitch
Backlight Control
Values in Look-up Tables Needed for Precise Resistor
Setting
Measurement Circuits
Intersil (and design) and XDCP are registered trademarks of Intersil Americas Inc.
Conditions
2
C Serial Interface
April 15, 2010
ISL22317
FN6912.1

Related parts for ISL22317UFRTZ

ISL22317UFRTZ Summary of contents

Page 1

... Intersil (and design) and XDCP are registered trademarks of Intersil Americas Inc Bus™ trademark owned by NXP Semiconductors Netherlands, B.V. Copyright Intersil Americas Inc. 2009, 2010. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. ISL22317 April 15, 2010 ...

Page 2

... PART NUMBER PART (Notes MARKING ISL22317TFRTZ 317T ISL22317UFRTZ 317U ISL22317WFRTZ 317W NOTES: 1. Add “-TK” suffix for tape and reel. Please refer to 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...

Page 3

... Thermal Resistance (Typical, Notes 4, 5) θ + 0.3V 10 Lead TDFN . . . . . . . . . . . . . . . . . CC Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Maximum Junction Temperature (Plastic Package +150°C CC Pb-Free Reflow Profile .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions Temperature Range (Extended Industrial .-40°C to +125° 2. ...

Page 4

Analog Specifications Over recommended operating conditions unless otherwise stated. (Continued) SYMBOL PARAMETER ZSerror Zero-scale Error (Note 9) FSerror Full-scale Error (Note 10) TC Ratiometric Temperature Coefficient V (Notes 13, 19) f -3dB Cut Off Frequency cutoff (Note 19) RESISTOR MODE ...

Page 5

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued) SYMBOL PARAMETER t Power-up Delay D EEPROM SPECIFICATION EEPROM Endurance EEPROM Retention t Non-volatile Write Cycle Time WC (Note 21) SERIAL INTERFACE SPECS V A1, A0, SDA, and SCL ...

Page 6

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued) SYMBOL PARAMETER t SDA and SCL Rise Time R (Note 19) t SDA and SCL Fall Time F (Note 19) Cb Capacitive Loading of SDA or SCL (Note 19) ...

Page 7

A1 Pin Timing START SCL SDA A1 Typical Performance Curves 2. 5. TAP POSITION (DECIMAL) FIGURE 1. RESISTANCE ERROR vs TAP POSITION [I(RW ...

Page 8

Typical Performance Curves +25° 2. TAP POSITION (DECIMAL) FIGURE 5. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 100kΩ (T) 1 5.5V CC 1.2 ...

Page 9

Typical Performance Curves 0. +25°C 0. -0.05 -0. TAP POSITION (DECIMAL) FIGURE 11. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 100kΩ (T) 0.08 0.06 0. 2.7V CC ...

Page 10

Typical Performance Curves 2. 5. TAP POSITION (DECIMAL) FIGURE 17. TC FOR RHEOSTAT MODE (10k/50k/100k) IN ppm [R 2ppm/°C] REF 800 V = 5.5V CC ...

Page 11

ISL22317. A maximum of two ISL22317 devices may occupy 2 the I C serial bus with addresses 50h and 54h. Principles of Operation The ISL22317 is an integrated circuit incorporating one DCP with its associated registers, non-volatile memory and an ...

Page 12

DCP by setting this bit to 1. Default value of the Precision Off bit is 0, i.e. matching to external resistor is ON. Note, if the external resistor between REF_A/REF_B is not populated, the DCP will work as a ...

Page 13

SCL FROM MASTER SDA OUTPUT FROM TRANSMITTER SDA OUTPUT FROM RECEIVER START FIGURE 22. ACKNOWLEDGE RESPONSE FROM RECEIVER SIGNALS FROM THE MASTER SIGNAL AT SDA SIGNALS FROM THE SLAVE S SIGNALS T FROM THE A IDENTIFICATION MASTER R BYTE WITH ...

Page 14

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Page 15

Package Outline Drawing L10.3x3B 10 LEAD THIN DUAL FLAT PACKAGE (TDFN) WITH E-PAD Rev 2, 03/10 3.00 6 PIN 1 INDEX AREA TOP VIEW PACKAGE OUTLINE (10x0.40) (10X0.25) (8x 0.50) 1.64 TYPICAL RECOMMENDED LAND PATTERN 15 ISL22317 ...

Related keywords