IC MAX 7000 CPLD 64 44-PLCC

EPM7064SLI44-7N

Manufacturer Part NumberEPM7064SLI44-7N
DescriptionIC MAX 7000 CPLD 64 44-PLCC
ManufacturerAltera
SeriesMAX® 7000
EPM7064SLI44-7N datasheet
 

Specifications of EPM7064SLI44-7N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max7.5ns
Voltage Supply - Internal4.5 V ~ 5.5 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o36Operating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case44-PLCC
Voltage5VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-2017
EPM7064SLI44-7N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Page 29/66

Download datasheet (2Mb)Embed
PrevNext
Figure 12. MAX 7000 Timing Model
Input
Delay
t
I N
PIA
Delay
t
PIA
Notes:
(1)
Only available in MAX 7000E and MAX 7000S devices.
(2)
Not available in 44-pin devices.
The timing characteristics of any signal path can be derived from the
timing model and parameters of a particular device. External timing
parameters, which represent pin-to-pin timing delays, can be calculated
as the sum of internal parameters.
relationship of internal and external delay parameters.
f
For more infomration, see
Timing).
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Internal Output
Enable Delay
t
(1)
IOE
Global Control
Delay
t
GLOB
Parallel
Logic Array
Expander Delay
Delay
t
PEXP
t
LAD
Register
Control Delay
t
LAC
t
I C
t
EN
Shared
Fast
Expander Delay
Input Delay
t
SEXP
t
Figure 13
Application Note 94 (Understanding MAX 7000
Output
Register
Delay
Delay
t
t
SU
OD1
t
t
(2)
H
OD2
t
t
PRE
OD3
t
t
CLR
XZ
t
t
RD
Z
X1
t
t
(2)
COMB
Z X2
t
t
(1)
FSU
Z X3
t
FH
I/O
Delay
t
(1)
F I N
shows the internal timing
I O
29