EPM7064SLI44-7N Altera, EPM7064SLI44-7N Datasheet - Page 41

IC MAX 7000 CPLD 64 44-PLCC

EPM7064SLI44-7N

Manufacturer Part Number
EPM7064SLI44-7N
Description
IC MAX 7000 CPLD 64 44-PLCC
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064SLI44-7N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
36
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2017
EPM7064SLI44-7N
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
Altera Corporation
t
t
Symbol
t
t
t
t
t
t
t
t
t
t
t
Symbol
PIA
LPA
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
Table 28. EPM7032S Internal Timing Parameters
Table 29. EPM7064S External Timing Parameters (Part 1 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Input to non-registered output
I/O input to non-registered
output
Global clock setup time
Global clock hold time
Global clock setup time of fast
input
Global clock hold time of fast
input
Global clock to output delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
PIA delay
Low-power adder
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
Parameter
CCIO
= 3.3 V ± 10% for commercial and industrial use.
Tables 29
(7)
(8)
Conditions
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
Conditions
LAD
and
, t
LAC
MAX 7000 Programmable Logic Device Family Data Sheet
30
Min
, t
Min Max Min Max Min Max Min Max
show the EPM7064S AC operating conditions.
IC
2.9
2.5
0.0
1.8
0.0
2.0
2.0
0.7
Note (1)
, t
-5
EN
-5
Max
12.0
1.1
, t
5.0
5.0
3.2
SEXP
Min
, t
3.6
0.0
2.5
0.0
2.5
2.5
0.9
2.1
ACL
Note (1)
-6
-6
Speed Grade
, and t
Speed Grade
Max
10.0
1.1
6.0
6.0
4.0
CPPW
Min
6.0
0.0
3.0
0.5
3.0
3.0
3.0
2.0
Table
LAD
parameters for macrocells
-7
-7
parameter into the signal
Max
10.0
14. See
1.4
7.5
7.5
4.5
Min
Figure 13
7.0
0.0
3.0
0.5
4.0
4.0
2.0
3.0
-10
-10
LPA
10.0
10.0
Max
11.0
5.0
1.0
parameter
for more
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
41

Related parts for EPM7064SLI44-7N