ISP1505CBSGE ST-Ericsson Inc, ISP1505CBSGE Datasheet - Page 17

no-image

ISP1505CBSGE

Manufacturer Part Number
ISP1505CBSGE
Description
IC ULPI TRANSCEIVER 24-HVQFN
Manufacturer
ST-Ericsson Inc
Type
Transceiverr
Datasheet

Specifications of ISP1505CBSGE

Protocol
USB 2.0
Voltage - Supply
3 V ~ 4.5 V
Mounting Type
Surface Mount
Package / Case
24-VQFN Exposed Pad, 24-HVQFN, 24-SQFN, 24-DHVQFN
For Use With
ISP1505CBS T&MT KIT - EVAL KIT FOR ISP1505 IC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
ISP1505CBS
ISP1505CBS
NXP Semiconductors
Table 6.
Table 7.
ISP1505A_ISP1505C_3
Product data sheet
Signal
TX_ENABLE
DAT
SE0
INT
Reserved
Signaling mode
General settings
3-state drivers
Power-up or
V
Host settings
Host chirp
Host high-speed
Host full-speed
Host high-speed or
full-speed suspend
Host high-speed or
full-speed resume
Host low-speed
BUS
< V
B_SESS_END
Signal mapping for 3-pin serial mode
Operating states and their corresponding resistor settings
8.2 USB and OTG state transitions
Maps to
DATA0
DATA1
DATA2
DATA3
DATA[7:4]
Register settings
XCVR
SELECT
[1:0]
XXb
01b
00b
00b
X1b
01b
01b
10b
A Hi-Speed USB peripheral, host or OTG device handles more than one electrical state as
defined in Universal Serial Bus Specification Rev. 2.0 and On-The-Go Supplement to the
USB 2.0 Specification Rev. 1.3 . The ISP1505 accommodates the various states through
register bit settings of XCVRSELECT[1:0], TERMSELECT, OPMODE[1:0],
DP_PULLDOWN and DM_PULLDOWN.
Table 7
resistor settings as also given in
It is up to the link to set the desired register settings.
RPU_DP_EN enables the 1.5 k pull-up resistor on DP
RPD_DP_EN enables the 15 k pull-down resistor on DP
RPD_DM_EN enables the 15 k pull-down resistor on DM
HSTERM_EN enables the 45
summarizes operating states. The values of register settings in
TERM
SELECT
Xb
0b
0b
0b
1b
1b
1b
1b
Direction
I
I/O
I/O
O
O
OPMODE
[1:0]
01b
00b
10b
00b
00b
00b
10b
00b
Rev. 03 — 26 August 2008
Description
active HIGH transmit enable
transmit differential data on DP and DM when TX_ENABLE is HIGH
receive differential data from DP and DM when TX_ENABLE is LOW
transmit single-ended zero on DP and DM when TX_ENABLE is HIGH
receive single-ended zero from DP and DM when TX_ENABLE is LOW
active HIGH interrupt indication; will be asserted whenever any
unmasked interrupt occurs
reserved; the ISP1505 will drive these pins to LOW
DP_PULL
DOWN
Xb
1b
1b
1b
1b
1b
1b
1b
Table
termination resistors on DP and DM
7. Resistor setting signals are defined as follows:
ULPI HS USB host and peripheral transceiver
DM_PULL
DOWN
Xb
1b
1b
1b
1b
1b
1b
1b
ISP1505A; ISP1505C
Internal resistor settings
RPU_
DP_EN
0b
0b
0b
0b
0b
0b
0b
0b
RPD_
DP_EN
0b
1b
1b
1b
1b
1b
1b
1b
RPD_
DM_EN
0b
1b
1b
1b
1b
1b
1b
1b
© NXP B.V. 2008. All rights reserved.
Table 7
will force
HSTERM
_EN
0b
0b
1b
1b
0b
0b
0b
0b
16 of 75

Related parts for ISP1505CBSGE