FDMF6707B Fairchild Semiconductor, FDMF6707B Datasheet
FDMF6707B
Specifications of FDMF6707B
Related parts for FDMF6707B
FDMF6707B Summary of contents
Page 1
... MOSFET plus driver power stage solution for high-current, high- frequency, synchronous buck DC-DC applications. The FDMF6707B integrates a driver IC, two power MOSFETs, and a bootstrap Schottky diode into a thermally enhanced, ultra-compact 6x6mm PQFN package. With an integrated approach, the complete switching ...
Page 2
... VCIN DISB# 10µA V CIN R UP_PWM Input PWM 3-State Logic R DN_PWM THWN# Temp. Sense CGND © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 VDRV VCIN VIN R BOOT DISB# BOOT PWM FDMF6707B PHASE SMOD# VSWH THWN# PGND CGND Figure 1. Typical Application Circuit ...
Page 3
... LOW). This pin has a 10µA internal pull-down current source. Do not add a noise filter capacitor. 40 PWM PWM signal input. This pin accepts a 3-state 3.3V PWM signal from the controller. © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 Figure 4. Top View Description 3 www.fairchildsemi.com ...
Page 4
... V Control Circuit Supply Voltage CIN V Gate Drive Circuit Supply Voltage DRV V Output Stage Supply Voltage IN © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 Parameter f =300kHz SW f =1MHz SW Human Body Model, JESD22-A114 Charged Device Model, JESD22-C101 = 25°C, natural convection cooling. This rating 150° ...
Page 5
... High-Level Input Voltage IH_SMOD V Low-Level Input Voltage IL_SMOD I Pull-Up Current PLU t Propagation Delay PD_SLGLL t Propagation Delay PD_SHGLH © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0 5V, and T = +25°C unless otherwise noted. CIN DRV A Condition PWM=LOW or HIGH or Float Q VCIN VDRV ...
Page 6
... Exiting 3-State Propagation t PD_TSGLH Delay Boot Diode V Forward-Voltage Drop F V Breakdown Voltage R © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0 5V, and T = +25°C unless otherwise noted. CIN DRV A Condition I =5mA PLD SW=0V, Delay Between GH from HIGH to LOW and GL from LOW to HIGH ...
Page 7
... Timing Diagram V IH_PWM PWM PHGLL t D_DEADON © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 90% 1.0V 10 PLGHL Figure 5. PWM Timing Diagram 7 V IL_PWM 10% 90% 1.2V t D_TIMEOUT (250ns Timeout) 2.2V t D_DEADOFF www.fairchildsemi.com ...
Page 8
... Power Loss vs. Switching Frequency 1. 30A 300kHz OUT SW 1.05 1.00 0.95 0.90 4.50 4.75 5.00 Driver Supply Voltage, V Figure 10. Power Loss vs. Driver Supply Voltage © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 =1.0V, V =5V, V =5V, L =320nH, T CIN DRV OUT 1MHz 300kHz SW 5 ...
Page 9
... Supply Voltage 3 25°C A 2.5 V IH_PWM 2.0 V TRI_HI 1.5 1.0 0.5 0.0 4.50 4.75 5.00 Driver Supply Voltage, V Figure 16. PWM Thresholds vs. Driver Supply Voltage © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 (Continued) =1.0V, V =5V, V =5V, L =320nH, T CIN DRV OUT 50 = 300kHz ...
Page 10
... Driver Supply Voltage, V Figure 22. Disable Thresholds vs. Temperature © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 (Continued) =1.0V, V =5V, V =5V, L =320nH, T CIN DRV OUT 2.0 1.9 1.8 1.7 1.6 1.5 ...
Page 11
... LOW, the low-side MOSFET is turned on. If the PWM input goes from 3-state to HIGH, the high-side MOSFET is turned on, as illustrated Driver State in Figure 25. The FDMF6707B design allows for short propagation delays when exiting the 3-state window (see Electrical Characteristics). Low-Side Driver ...
Page 12
... PD_SHGLH GS © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 To prevent overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the VSWH pin. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay ...
Page 13
... SW GL 90% 1.0V 2. PD_PLGHL PD_PHGLL t t D_DEADOFF D_DEADON © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 Table 2. DISB Note: 3. The SMOD feature is intended to have low propagation delay between the SMOD signal and the low-side FET V diode emulation on a cycle-by-cycle basis. ...
Page 14
... ON Open - Drain Output © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 VCIN Filter The VDRV pin provides power to the gate drive of the high-side and low-side power MOSFETs. In most cases, VDRV can be connected directly to VCIN, which supplies power to the logic circuitry of the gate driver. For additional noise immunity filter can be inserted between VDRV and VCIN ...
Page 15
... DrMOS cooling acceptable noise emission output inductor should be located close to the FDMF6707B to minimize the power loss due to the VSWH copper trace. Care should also be taken so the inductor dissipation does not heat the DrMOS. 4. PowerTrench® MOSFETs are used in the output stage. The power MOSFETs are effective at minimizing ringing due to fast switching ...
Page 16
... Top View © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 Figure 29. PCB Layout Example 16 Bottom View www.fairchildsemi.com ...
Page 17
... Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. © 2011 Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 B PIN#1 INDICATOR 6. ...
Page 18
... Fairchild Semiconductor Corporation FDMF6707B • Rev. 1.0.1 18 www.fairchildsemi.com ...