DA82562EM Intel, DA82562EM Datasheet - Page 90

no-image

DA82562EM

Manufacturer Part Number
DA82562EM
Description
Manufacturer
Intel
Datasheet

Specifications of DA82562EM

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DA82562EM
Manufacturer:
INTEL
Quantity:
2 483
Part Number:
DA82562EM
Manufacturer:
INTEL/英特尔
Quantity:
20 000
Host Software Interface
82
Intel 8255x 10/100 Mbps Ethernet Controller Family Open Source Software Developer Manual
Link Address
EL (Bit 31)
S (Bit 30)
I (Bit 29)
CID (Bits 28:24)
Bits 23:21
NC
SF
CMD (Bits 18:16)
C (Bit 15)
OK (Bit 13)
U (Bit 12)
Bits 11:0
TBD Array
Address
TBD Number
This is the 32-bit address of the next command block. It is added to the CU base to
obtain the actual address.
If this bit is set to one, it indicates that this command block is the last one on the CBL.
The CU will go from the active to the idle state after the execution of the CB is finished.
This transition will always cause an interrupt with the CNA/CI bit set in the SCB.
If this bit is set to one, the CU will be suspended after the completion of this CB. A CNA
interrupt will be generated if the device is configured for this. The CU transitions from the
active to the suspended state after the execution of the CB.
If the I bit is set to one, the device generates an interrupt after the execution of the CB is
finished. If I is not set to one, the CX interrupt will not be generated.
The CNA Interrupt Delay field is only present on 82558 and later generation controllers.
(It is not a valid field for the 82557, unless special microcode is downloaded to this
device.) The CID indicates the length of time CNA interrupts are delayed by the device.
These bits are reserved and should all be set to 0.
0: CRC and Source Address are inserted by the controller. If the “No Source Address
Insertion” (NSAI) bit is set by the configure command, then only the CRC is inserted by
the controller. Normally, this bit should be set because it is desirable to have the device
compute and insert the CRC automatically.
1: CRC and Source Address are not inserted by the controller and are assumed to come
from memory.
This bit indicates whether the device is operating in simplified or flexible mode.
0 = Simplified Mode. All transmit data is in the TCB, and the TBD array address field
must equal all 1s.
1 = Flexible Mode. Data is in the TCB (optional) and in a linked list of the TBDs.
This is the transmit command, which has a value of 100b.
The C bit indicates that the transmit DMA has completed processing the last byte of data
associated with the TCB. This is not the actual completion of the transmit command as
the C bit indicates in other action commands. The actual completion of a transmit
command occurs when the frame is actually sent out on the wire. At the end of actual
transmission, no further status is posted in the TCB, but the transmit statistical counters
are updated.
The OK bit indicates that the command was executed without error. If it equals 1, no error
occurred (command executed OK). If the OK bit is zero and the C bit is set, then an error
occurred.
NOTE: For the transmit command, the OK bit is always set when the C bit is set.
The U bit indicates that one or more underruns were encountered by this or previously
transmitted frames since the last TCB status update. Since there is no mechanism for
indicating underruns during or at the end of frame transmission, this bit is set in addition
to the transmit underruns statistical counter for software management purposes.
These bits must be set to all zeros.
In flexible mode, this is a 32-bit address pointing to the first TBD in a contiguous list of
TBDs called the TBD array. A TBD is two Dwords, a transmit buffer pointer and buffer
size data. In simplified mode this field should be set by software to a null pointer
(0FFFFFFFFh).
In flexible mode, this represents the number of transmit buffers in the contiguous TBD
array. It should have a one to one correspondence of TBDs and buffers in the array. If the
device finds the TBD number equal to 0, it assumes the TBD array address is a null
pointer and the EOF bit is set. The 82558 and 82559 have a special dynamic TBD mode
that the 82557 does not have. If the dynamic TBD mode is enabled (in the configure
command), software should write a value of FFh into this field. Software should also
mark each TBD as valid or invalid. In the 82557, the TBD number is the only indication
that the TBD is the last associated with a particular transmit frame.

Related parts for DA82562EM