RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 35

no-image

RS8234EBGC

Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
RS8234
ATM ServiceSAR Plus with xBR Traffic Management
Figure 2-1. Multiple Client Architecture Supports Up To 32 Clients
2.2.2 RS8234 Queue Structure
28234-DSH-001-B
PCI Motherboard
PCI Cards
Logical
Physical
Physical
Logical
Client
Client
Client
Client
architecture, the RS8234 supplies the synchronization between asynchronous
tasks requiring ATM services.
shows that clients may be multiple applications in a shared memory, or separate
physical entities. All communicate directly with the RS8234.
The flow of the reassembly, scheduling, and segmentation processes in the
RS8234 is monitored, coordinated, and controlled through the use of a full array
of circular queues, serviced by the RS8234 or by the host.
descriptors to the RS8234 for segmentation. The segmentation coprocessor then
processes these transmit queue entries as part of the segmentation function.
coprocessor and read by the segmentation coprocessor. The queue includes data
on OAM-PM cells to be transmitted, as well as data on ABR-class received
Backward_RM and Forward_RM cells. The RSM/SEG queue is a private queue
for the SAR which the host cannot read or write.
Each client interfaces to the RS8234 independently. Due to its server
The following queues exist in local memory:
• Transmit queues (up to 32 queues)
• Reassembly/segmentation queue
• Free buffer queues (up to 32 queues). Includes the Global OAM free buffer
Figure 2-2
Transmit queues are used by the host to submit chains of segmentation buffer
The reassembly/segmentation queue is written to by the reassembly
queue.
Mindspeed Technologies
illustrates the location of each queue.
LEGEND:
2.2 High Performance Host Architecture with Buffer Isolation
RS8234 Subsystem
Figure 2-1
ATM Server
illustrates this client/server model. It
Host Data Path
Host Control/Status Flow
2.0 Architecture Overview
ATM
User-Network
Interface
100074_002
2-3

Related parts for RS8234EBGC