STM8S103F3

Manufacturer Part NumberSTM8S103F3
DescriptionAccess line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
ManufacturerSTMicroelectronics
STM8S103F3 datasheet
 

Specifications of STM8S103F3

Program Memory8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcyclesData Memory640 bytes true data EEPROM; endurance 300 kcycles
Ram1 KbytesAdvanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
Page 36/113

Download datasheet (2Mb)Embed
PrevNext
Memory and register map
Address
Block
0x00 5312
0x00 5313
0x00 5314
0x00 5315
0x00 5316
0x00 5317 to
Reserved area (43 bytes)
0x00 533F
0x00 5340
TIM4
0x00 5341
0x00 5342
0x00 5343
0x00 5344
0x00 5345
0x00 5346
0x00 5347
0x00 5348
0x00 5349 to
Reserved area (153 bytes)
0x00 53DF
0x00 53E0 to
ADC1
0x00 53F3
0x00 53F4 to
Reserved area (12 bytes)
0x00 53FF
36/113
STM8S103K3 STM8S103F3 STM8S103F2
Register label
Register name
TIM2_CCR1L
TIM2 capture/compare register 1 low
TIM2_CCR2H
TIM2 capture/compare reg. 2 high
TIM2_CCR2L
TIM2 capture/compare register 2 low
TIM2_CCR3H
TIM2 capture/compare register 3 high
TIM2_CCR3L
TIM2 capture/compare register 3 low
TIM4_CR1
TIM4 control register 1
Reserved
Reserved
TIM4_IER
TIM4 interrupt enable register
TIM4_SR
TIM4 status register
TIM4_EGR
TIM4 event generation register
TIM4_CNTR
TIM4 counter
TIM4_PSCR
TIM4 prescaler register
TIM4_ARR
TIM4 auto-reload register
ADC _DBxR
ADC data buffer registers
DocID15441 Rev 7
Reset
status
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0xFF
0x00