STM8S103F3 STMicroelectronics, STM8S103F3 Datasheet - Page 6

no-image

STM8S103F3

Manufacturer Part Number
STM8S103F3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103F3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
List of figures
List of figures
Figure 1. Block diagram .........................................................................................................................10
Figure 2. Flash memory organization ....................................................................................................13
Figure 3. STM8S103Kx UFQFPN32/LQFP32 pinout .............................................................................19
Figure 4. STM8S103Fx TSSOP20/SO20 pinout ....................................................................................22
Figure 5. STM8S103Fx UFQFPN20-pin pinout .....................................................................................23
Figure 6. Memory map ...........................................................................................................................26
Figure 7. Pin loading conditions .............................................................................................................48
Figure 8. Pin input voltage .....................................................................................................................49
Figure 9. f
Figure 10. External capacitor C
Figure 11. Typ I
Figure 12. Typ I
Figure 13. Typ I
Figure 14. Typ I
Figure 15. Typ I
Figure 16. Typ I
Figure 17. HSE external clocksource .....................................................................................................64
Figure 18. HSE oscillator circuit diagram ...............................................................................................65
Figure 19. Typical HSI frequency variation vs V
Figure 20. Typical LSI frequency variation vs V
Figure 21. Typical V
Figure 22. Typical pull-up resistance vs V
Figure 23. Typical pull-up current vs V
Figure 24. Typ. V
Figure 25. Typ. V
Figure 26. Typ. V
Figure 27. Typ. V
Figure 28. Typ. V
Figure 29. Typ. V
Figure 30. Typ. V
Figure 31. Typ. V
Figure 32. Typ. V
Figure 33. Typ. V
Figure 34. Typical NRST V
Figure 35. Typical NRST pull-up resistance vs V
Figure 36. Typical NRST pull-up current vs V
Figure 37. Recommended reset pin protection ......................................................................................79
Figure 38. SPI timing diagram - slave mode and CPHA = 0 ..................................................................81
Figure 39. SPI timing diagram - slave mode and CPHA = 1 ..................................................................81
Figure 40. SPI timing diagram - master mode
Figure 41. Typical application with I
Figure 42. ADC accuracy characteristics ...............................................................................................86
Figure 43. Typical application with ADC ................................................................................................87
Figure 44. 32-pin low profile quad flat package (7 x 7) ..........................................................................91
Figure 45. 32-lead, ultra thin, fine pitch quad flat no-lead package (5 x 5) ............................................93
Figure 46. 20-lead, ultra thin, fine pitch quad flat no-lead package outline (3 x 3) ................................94
Figure 47. 20-pin, 4.40 mm body, 0.65 mm pitch ...................................................................................97
6/113
CPUmax
DD(RUN)
DD(RUN)
DD(RUN)
DD(WFI)
DD(WFI)
DD(WFI)
OL
OL
OL
OL
OL
OL
DD
DD
DD
DD
versus V
IL
@ V
@ V
@ V
@ V
@ V
@ V
- V
- V
- V
- V
and V
vs. V
vs. f
vs. V
OH
OH
OH
OH
vs. V
vs. f
vs. V
DD
DD
DD
DD
DD
DD
@ V
@ V
@ V
@ V
DD
IL
CPU
= 5 V (true open drain ports) ......................................................................73
= 3.3 V (true open drain ports) ...................................................................74
= 5 V (high sink ports) ................................................................................74
= 3.3 V (high sink ports) .............................................................................75
CPU
= 5 V (standard ports) ................................................................................72
= 3.3 V (standard ports) .............................................................................73
DD
IH
DD
DD
DD
and V
DD
DD
vs V
DD
DD
HSE user external clock, f
HSI RC osc, f
................................................................................................................52
EXT
HSE user external clock, V
HSE user external clock, f
HSI RC osc, f
HSE user external clock, V
= 5 V (high sink ports) .......................................................................76
= 3.3 V (high sink ports) ....................................................................77
= 5 V (standard ports) .......................................................................75
= 3.3 V (standard ports) ...................................................................76
DD
IH
2
C bus and timing diagram ............................................................86
.......................................................................................................53
vs V
@ 4 temperatures ......................................................................70
DD
@ 4 temperatures .................................................................71
DD
DD
DocID15441 Rev 7
@ 4 temperatures ............................................................70
@ 4 temperatures ...........................................................78
DD
CPU
(1)
CPU
DD
DD
DD
@ 4 temperatures ......................................................79
= 16 MHz .................................................................63
= 16 MHz .................................................................62
...................................................................................82
@ 4 temperatures ...................................................67
@ 4 temperatures ..................................................67
@ 4 temperatures .................................................78
CPU
CPU
DD
DD
STM8S103K3 STM8S103F3 STM8S103F2
= 16 MHz ..............................................62
= 5 V .....................................................63
= 16 MHz .............................................61
= 5 V ....................................................61

Related parts for STM8S103F3