STM8S103F3

Manufacturer Part NumberSTM8S103F3
DescriptionAccess line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
ManufacturerSTMicroelectronics
STM8S103F3 datasheet
 

Specifications of STM8S103F3

Program Memory8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcyclesData Memory640 bytes true data EEPROM; endurance 300 kcycles
Ram1 KbytesAdvanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
Page 88/113

Download datasheet (2Mb)Embed
PrevNext
Electrical characteristics
Prequalification trials
Most of the common failures (unexpected reset and program counter corruption) can be
recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.
To complete these trials, ESD stress can be applied directly on the device, over the range of
specification values. When unexpected behavior is detected, the software can be hardened
to prevent unrecoverable errors occurring. See application note AN1015 (Software techniques
for improving microcontroller EMC performance).
Symbol
Parameter
V
Voltage limits to be
FESD
applied on any I/O pin to
induce a functional
disturbance
V
Fast transient voltage
EFTB
burst limits to be applied
through 100 pF on V
and V
SS
functional disturbance
(1)
Data obtained with HSI clock configuration, after applying HW recommendations described
in AN2860 (EMC guidelines for STM8S microcontrollers).
10.3.11.3
Electromagnetic interference (EMI)
Based on a simple application running on the product (toggling 2 LEDs through the I/O ports),
the product is monitored in terms of emission. This emission test is in line with the norm SAE
IEC 61967-2 which specifies the board and the loading of each pin.
Symbol
Parameter
Peak level
S
EMI
88/113
STM8S103K3 STM8S103F3 STM8S103F2
Table 48: EMS data
Conditions
V
= 3.3 V, T
DD
(HSI clock), conforming to IEC 61000-4-2
V
= 3.3 V, T
DD
DD
(HSI clock),conforming to IEC 61000-4-4
pins to induce a
Table 49: EMI data
Conditions
General
Monitored
conditions
frequency band
V
= 5 V
DD
0.1 MHz to
T
= 25 °C
A
30 MHz
LQFP32
package
30 MHz to
DocID15441 Rev 7
= 25 °C, f
= 16 MHz
A
MASTER
= 25 °C ,f
= 16 MHz
A
MASTER
(1)
Max f
/f
HSE
CPU
16 MHz/
16 MHz/
8 MHz
16 MHz
5
5
4
5
Level/
class
(1)
2/B
(1)
4/A
Unit
dBμV