ST92150JDV1QAuto STMicroelectronics, ST92150JDV1QAuto Datasheet - Page 141

• Manufacturer Part Number: ST92150JDV1QAuto
• Description: 8/16-bit single voltage Flash MCU family with RAM, E3 TM(emulated EEPROM), CAN 2.0B and J1850 BLPD
• Manufacturer: STMicroelectronics

Specifications of ST92150JDV1QAuto

• Internal Memory: Single Voltage FLASH up to 256 Kbytes, RAM up to 8Kbytes, 1K byte E3 TM (Emulated EEPROM)
• Minimum Instruction Time: 83 ns (24 MHz int. clock)

RESET/STOP MANAGER (Cont’d)
The on-chip Timer/Watchdog generates a reset
condition if the Watchdog mode is enabled
(WCR.WDGEN cleared, R252 page 0), and if the
programmed period elapses without the specific
code (AAh, 55h) written to the appropriate register.
The input pin RESET is not driven low by the on-
chip reset generated by the Timer/Watchdog.
When the Reset pin goes high again, 20479 oscil-
lator clock cycles (CLOCK1) are counted before ex-
iting the Reset state (+ one possible CLOCK1 peri-
od, depending on the delay between the rising edge
of the Reset pin and the first rising edge of
CLOCK1). Subsequently a short Boot routine is ex-
ecuted from the device internal Boot memory, and
control then passes to the user program.
The Boot routine sets the device characteristics
and loads the correct values in the Memory Man-
agement Unit’s pointer registers, so that these
point to the physical memory areas as mapped in
the specific device. The precise duration of this
short Boot routine varies from device to device,
depending on the Boot memory contents.
At the end of the Boot routine the Program Coun-
ter will be set to the location specified in the Reset
Vector located in the lowest two bytes of memory.
7.6.1 Reset Pin Timing
To improve the noise immunity of the device, the
Reset pin has a Schmitt trigger input circuit with
hysteresis. In addition, a filter will prevent an un-
wanted reset in case of a single glitch of less than
50 ns on the Reset pin. The device is certain to re-
set if a negative pulse of more than 20µs is ap-
plied. When the reset pin goes high again, a delay
Figure 72. Reset Pin Input Structure
PIN
ESD PROTECTION
CIRCUITRY
ST92124xxx-Auto/150xxxxx-Auto/250xxxx-Auto
TO GENERATE RESET SIGNAL
SCHMITT TRIGGER and LOW
of up to 4µs will elapse before the RCCU detects
this rising front. From this event on, a defined
number of CLOCK1 cycles (refer to t
counted before exiting the Reset state (+ one pos-
sible CLOCK1 period depending on the delay be-
tween the positive edge the RCCU detects and the
first rising edge of CLOCK1).
If the ST9 is a ROMLESS version, without on-chip
program memory, the memory interface ports are
set to external memory mode (i.e Alternate Func-
tion) and the memory accesses are made to exter-
nal Program memory with wait cycles insertion.
If the Voltage Regulator is present in the device,
please ensure the reset pin is released only when
the internal voltage supply is stabilized at 3.3V.
Figure 71. Recommended Signal to be Applied
on Reset Pin
V
V
V
RESETN
IHRS
ILRS
V
DD
PASS FILTER
Minimum
20µs
RSPH
141/430
) is
9