FAN5404 Fairchild Semiconductor, FAN5404 Datasheet - Page 30

• Manufacturer Part Number: FAN5404
• Description: The FAN5404 combines a highly integrated switched-mode charger, to minimize single-cell Lithium-ion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery
• Manufacturer: Fairchild Semiconductor

I
The FAN540X’s serial interface is compatible with Standard,
Fast,
specifications. The FAN540X’s SCL line is an input and its
SDA line is a bi-directional open-drain output; it can only pull
down the bus when active. The SDA line only pulls LOW
during data reads and when signaling ACK. All data is
shifted in MSB (bit 7) first.
Slave Address
Table 20. I
In hex notation, the slave address assumes a 0 LSB. The
hex slave address for the FAN5405 is D4H and is D6H for all
other parts in the family.
Bus Timing
As shown in Figure 45, data is normally transferred when
SCL is LOW. Data is clocked in on the rising edge of SCL.
Typically, data transitions shortly at or after the falling edge
of SCL to allow ample time for the data to set up before the
next SCL rising edge.
Each bus transaction begins and ends with SDA and SCL
HIGH. A transaction begins with a START condition, which is
defined as SDA transitioning from 1 to 0 with SCL HIGH, as
shown in Figure 46.
A transaction ends with a STOP condition, which is defined
as SDA transitioning from 0 to 1 with SCL HIGH, as shown
in Figure 47.
© 2009 Fairchild Semiconductor Corporation
FAN5400 Family • Rev. 1.0.7
2
C Interface
FAN5400–FAN5404
SDA
SCL
Part Types
Fast
FAN5405
2
Figure 45. Data Transfer Timing
SDA
SCL
C Slave Address Byte
Plus,
T
HD;STA
Figure 46. Start Bit
and
T
H
T
7 6 5 4 3 2 1
1
1
SU
High-Speed
1
1
Slave Address
0
0
Data change allowed
MS Bit
1
1
0
0
Mode
1
1
1
0
I
2
C-Bus®
R/
R/
0
W
W
30
During a read from the FAN540X (Figure 50), the master
issues a Repeated Start after sending the register address
and before resending the slave address. The Repeated Start
is a 1-to-0 transition on SDA while SCL is HIGH, as shown in
Figure 48.
High-Speed (HS) Mode
The protocols for High-Speed (HS), Low-Speed (LS), and
Fast-Speed (FS) Modes are identical except the bus speed
for HS Mode is 3.4MHz. HS Mode is entered when the bus
master sends the HS master code 00001XXX after a start
condition. The master code is sent in Fast or Fast Plus Mode
(less than 1MHz clock); slaves do not ACK this transmission.
The master then generates a repeated start condition
(Figure 48) that causes all slaves on the bus to switch to HS
Mode. The master then sends I
above, using the HS Mode clock rate and timing.
The bus remains in HS Mode until a stop bit (Figure 47) is
sent by the master. While in HS Mode, packets are
separated by repeated start conditions (Figure 48).
SDA
SCL
SDA
SCL
Figure 48. Repeated Start Timing
ACK(0) or
Slave Releases
NACK(1)
ACK(0) or
NACK(1)
Figure 47. Stop Bit
Slave Releases
Master Drives
2
C packets, as described
t
SU;STA
t
HD;STA
www.fairchildsemi.com
t
HD;STO
SLADDR
MS Bit