mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 376

• Manufacturer Part Number: mcf51ac256a
• Description: Mcf51ac Flexis
• Manufacturer: Freescale Semiconductor, Inc

Multipurpose Clock Generator (MCGV3)
16.3.4
16-8
IREFST
1
CLKST
PLLST
LOCK
LOLS
Field
3:2
A value for FTRIM is loaded during reset from a factory programmed location when not in any BDM mode. If in a BDM
mode, a default value of 0x0 is loaded.
7
6
5
4
Reset:
W
R
MCG Status and Control Register (MCGSC)
Loss of Lock Status — This bit is a sticky indication of lock status for the FLL or PLL. LOLS is set when lock
detection is enabled and after acquiring lock, the FLL or PLL output frequency has fallen outside the lock exit
frequency tolerance, D
reset or by writing a logic 1 to LOLS when LOLS is set. Writing a logic 0 to LOLS has no effect.
0 FLL or PLL has not lost lock since LOLS was last cleared.
1 FLL or PLL has lost lock since LOLS was last cleared.
Lock Status — Indicates whether the FLL or PLL has acquired lock. Lock detection is disabled when both the
FLL and PLL are disabled. If the lock status bit is set, changing the value of DMX32, DRS[1:0] and IREFS bits in
FBE, FBI, FEE and FEI modes; DIV32 bit in FBE and FEE modes; TRIM[7:0] bits in FBI and FEI modes;
RDIV[2:0] bits in FBE, FEE, PBE and PEE modes; VDIV[3:0] bits in PBE and PEE modes; and PLLS bit, causes
the lock status bit to clear and stay clear until the FLL or PLL has reacquired lock. Entry into BLPI, BLPE or stop
mode also causes the lock status bit to clear and stay cleared until the exit of these modes and the FLL or PLL
has reacquired lock.
0 FLL or PLL is currently unlocked.
1 FLL or PLL is currently locked.
PLL Select Status — The PLLST bit indicates the current source for the PLLS clock. The PLLST bit does not
update immediately after a write to the PLLS bit due to internal synchronization between clock domains.
0 Source of PLLS clock is FLL clock.
1 Source of PLLS clock is PLL clock.
Internal Reference Status — The IREFST bit indicates the current source for the reference clock. The IREFST
bit does not update immediately after a write to the IREFS bit due to internal synchronization between clock
domains.
0 Source of reference clock is external reference clock (oscillator or external clock source as determined by the
1 Source of reference clock is internal reference clock.
Clock Mode Status — The CLKST bits indicate the current clock mode. The CLKST bits do not update
immediately after a write to the CLKS bits due to internal synchronization between clock domains.
00
01
10
11
EREFS bit in the MCGC2 register).
LOLS
Encoding 0 — Output of FLL is selected.
Encoding 1 — Internal reference clock is selected.
Encoding 2 — External reference clock is selected.
Encoding 3 — Output of PLL is selected.
7
0
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Table 16-6. MCG Status and Control Register Field Description
Figure 16-5. MCG Status and Control Register (MCGSC)
LOCK
0
6
unl
. LOLIE determines whether an interrupt request is made when set. LOLS is cleared by
PLLST
0
5
IREFST
1
4
Description
0
3
CLKST
0
2
OSCINIT
Freescale Semiconductor
0
1
FTRIM
0
1